

SPICE Device Model SUD40N02-08 Vishay Siliconix

N-Channel 20-V (D-S), 175°C MOSFET

CHARACTERISTICS

- N-Channel Vertical DMOS
- · Macro Model (Subcircuit Model)
- Level 3 MOS


- Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

DESCRIPTION

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to 125°C temperature ranges under the pulsed 0 to 10V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched $C_{\rm gd}$ model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device

SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

Document Number: 71017 www.vishay.com

SPICE Device Model SUD40N02-08

Vishay Siliconix



SPECIFICATIONS (T _J = 25°C UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Conditions	Simulated Data	Measured Data	Unit
Static					
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250 \mu A$	0.86		V
On-State Drain Current ^a	I _{D(on)}	$V_{DS} = 5 \text{ V}, V_{GS} = 4.5 \text{ V}$	339		Α
Drain-Source On-State Resistance ^a	r _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$	0.0065	0.0068	Ω
		V_{GS} = 4.5 V, I_{D} = 20 A, T_{J} = 125°C	0.0106	0.0104	
		$V_{GS} = 2.5 \text{ V}, I_D = 20 \text{ A}$	0.012	0.011	
Forward Voltage ^a	V _{SD}	$I_F = 100 \text{ A}, V_{GS} = 0 \text{ V}$	0.90	1.2	V
Dynamic ^b					
Input Capacitance	C _{iss}	V _{GS} = 0 V, V _{DS} = 20 V, f = 1 MHz	2753	2660	pF
Output Capacitance	C _{oss}		768	730	
Reverse Transfer Capacitance	C _{rss}		304	375	
Total Gate Charge ^c	Qg	V_{DS} = 10 V, V_{GS} = 4.5 V, I_{D} = 40 A	26	26	nC
Gate-Source Charge ^c	Q_{gs}		5	5	
Gate-Drain Charge ^c	Q_{gd}		7	7	
Turn-On Delay Time ^c	t _{d(on)}	V_{DD} = 10 V, R_{L} = 0.25 Ω $I_{D} \cong 40$ A, V_{GEN} = 4.5 V, R_{G} = 2.5 Ω I_{F} = 40 A, di/dt = 100 A/ μ s	19	20	ns
Rise Time ^c	t _r		30	120	
Turn-Off Delay Time ^c	t _{d(off)}		76	45	
Fall Time ^c	t _f		49	20	
Source-Drain Reverse Recovery Time	t _{rr}		31	35	


- a.
- Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2%. Guaranteed by design, not subject to production testing. Independent of operating temperature. b.


Document Number: 71017 www.vishay.com





SPICE Device Model SUD40N02-08 Vishay Siliconix


COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)














Note: Dots and squares represent measured data.

Document Number: 71017 www.vishay.com