

# SPICE Device Model SUD50N02-04P Vishay Siliconix

## N-Channel 20-V (D-S) 175°C MOSFET

### **CHARACTERISTICS**

- N- and P-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS


- Apply for both Linear and Switching Application
- Accurate over the –55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

### **DESCRIPTION**

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to  $125^{\circ}$ C temperature ranges under the pulsed 0 to 10V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{\rm gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device

### SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

Document Number: 72389 www.vishay.com 08-Jun-04 1

## **SPICE Device Model SUD50N02-04P**

## Vishay Siliconix



SPECIFICATIONS (T <sub>J</sub> = 25°C UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Conditions	Simulated Data	Measured Data	Unit
Static					
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}$ = $V_{GS}$ , $I_D$ = 250 $\mu$ A	1.7		V
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	V <sub>DS</sub> = 5 V, V <sub>GS</sub> = 10 V	1190		А
Drain-Source On-State Resistance <sup>a</sup>	r <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 20 A	0.0035	0.0035	Ω
		$V_{GS}$ = 10 V, $I_{D}$ = 20 A, $T_{J}$ = 125°C	0.0048		
		$V_{GS}$ = 4.5 V, $I_{D}$ = 20 A	0.0049	0.0048	
Forward Transconductance <sup>a</sup>	g <sub>fs</sub>	$V_{DS} = 15 \text{ V}, I_{D} = 20 \text{ A}$	68		S
Forward Voltage <sup>a</sup>	V <sub>SD</sub>	$I_{S} = 50 \text{ A}, V_{GS} = 0 \text{ V}$	0.91	0.90	V
Dynamic <sup>b</sup>					
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 10 V, f = 1 MHz	4807	5000	Pf
Output Capacitance	C <sub>oss</sub>		1664	1650	
Reverse Transfer Capacitance	C <sub>rss</sub>		641	770	
Total Gate Charge <sup>c</sup>	Qg	$V_{DS}$ = 10 V, $V_{GS}$ = 4.5 V, $I_{D}$ = 50 A	40	40	NC
Gate-Source Charge <sup>c</sup>	$Q_{gs}$		14	14	
Gate-Drain Charge <sup>c</sup>	$Q_{gd}$		13	13	
Turn-On Delay Time <sup>c</sup>	$t_{d(on)}$	$V_{DD}$ = 10 V, $R_L$ = 0.20 $\Omega$ $I_D \cong 50 \text{ A, } V_{GEN}$ = 10 V, $R_G$ = 2.5 $\Omega$	31	20	Ns
Rise Time <sup>c</sup>	t <sub>r</sub>		18	20	
Turn-Off Delay Time <sup>c</sup>	$t_{d(off)}$		34	50	
Fall Time <sup>c</sup>	t <sub>f</sub>		31	15	


www.vishay.com Document Number: 72389


a. Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%. b. Guaranteed by design, not subject to production testing. c. Independent of operating temperature.





# SPICE Device Model SUD50N02-04P Vishay Siliconix


## COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)














Note: Dots and squares represent measured data.

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from:

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com