

SPICE Device Model SUD70N02-04P Vishay Siliconix

N-Channel 20-V (D-S) 175° MOSFET

CHARACTERISTICS

- N-Channel Vertical DMOS
- · Macro Model (Subcircuit Model)
- Level 3 MOS


- Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

DESCRIPTION

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to 125°C temperature ranges under the pulsed 0 to 10V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched $C_{\rm gd}$ model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device

SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

Document Number: 70109 www.vishay.com

SPICE Device Model SUD70N02-04P

Vishay Siliconix



SPECIFICATIONS (T _J = 25°C UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Conditions	Simulated Data	Measured Data	Unit
Static					
Gate Threshold Voltage	$V_{GS(th)}$	V_{DS} = V_{GS} , I_D = 250 μA	1.2		V
On-State Drain Current ^b	I _{D(on)}	V_{DS} = 5 V, V_{GS} = 10 V	1575		Α
Drain-Source On-State Resistance ^b	r _{DS(on)}	$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$	0.0028	0.0028	Ω
		V_{GS} = 10 V, I_{D} = 20 A, T_{J} = 125°C	0.0031		
		V_{GS} = 4.5 V, I_{D} = 20 A	0.0040	0.0047	
Forward Voltage ^b	V _{SD}	$I_{S} = 50 \text{ A}, V_{GS} = 0 \text{ V}$	0.91	1.2	V
Dynamic ^a					
Input Capacitance	C _{iss}	V _{GS} = 0 V, V _{DS} = 25 V, f = 1 MHz	4503	4500	pF
Output Capacitance	C _{oss}		1550	1520	
Reverse Transfer Capacitance	C _{rss}		753	800	
Total Gate Charge ^c	Q_g	V_{DS} = 10 V, V_{GS} = 4.5 V, I_{D} = 50 A	37	34	nC
Gate-Source Charge ^c	Q _{gs}		11	11	
Gate-Drain Charge ^c	Q_{gd}		10	10	
Turn-On Delay Time ^c	t _{d(on)}	$V_{DD} = 10 \text{ V, } R_L = 0.20 \ \Omega$ $I_D \cong 50 \text{ A, } V_{GEN} = 10 \text{ V, } R_G = 2.5 \ \Omega$ $I_F = 50 \text{ A, } di/dt = 100 \text{ A/}\mu\text{s}$	14	15	ns
Rise Time ^c	t _r		11	11	
Turn-Off Delay Time ^c	$t_{d(off)}$		16	35	
Fall Time ^c	t _f		16	15	
Source-Drain Reverse Recovery Time	t _{rr}		31	45	

- Guaranteed by design, not subject to production testing. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2%. Independent of operating temperature.
- a. b.


Document Number: 70109 www.vishay.com




SPICE Device Model SUD70N02-04P Vishay Siliconix


Tionay omeo

COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)








V_{GS} - Gate-to-Source Voltage (V)



 V_{GS} – Gate-to-Source Voltage (V)







Note: Dots and squares represent measured data.

Document Number: 70109 www.vishay.com