




Product Description

Sirenza Microdevices' SZA-5044 is a high efficiency class AB Heterojunction Bipolar Transistor (HBT) amplifier housed in a low-cost surface-mountable plastic package. This HBT amplifier is made with InGaP on GaAs device technology and fabricated with MOCVD for an ideal combination of low cost and high reliability.

This product is specifically designed as a final stage for 802.11a equipment in the 4.9 - 5.9 GHz band for a 5V supply. Optimized on-chip impedance matching circuitry provides a 50Ω nominal RF input impedance. A single external output matching circuit covers the entire 4.9-5.9GHz band simultaneously. The external output match allows for load line optimization for other applications or optimized performance over narrower bands.

Functional Block Diagram



Key Specifications

| Symbol | Parameters: Test Conditions, App circuit page 4 $Z_0 = 50\Omega$, $V_{CC} = 5.0V$, $I_{CQ} = 220mA$, $T_{BP} = 25^\circ C$ | Unit | Min. | Typ. | Max. |
|--------------|--|--------------|------|------------|------|
| f_o | Frequency of Operation | MHz | 4900 | | 5900 |
| P_{1dB} | Output Power at 1dB Compression – 5.15 GHz | dBm | 28.0 | 29.5 | |
| | Output Power at 1dB Compression – 5.875 GHz | | 26.5 | 28.0 | |
| S_{21} | Gain at 5.15 GHz | dB | 27.2 | 29.2 | 31.2 |
| | Gain at 5.875 GHz | | 24.4 | 26.4 | 28.4 |
| P_{out} | Output power at 3% EVM 802.11a 54Mb/s - 5.15GHz | dBm | | 22 | |
| | Output Power at 3% EVM 802.11a 54Mb/s - 5.875GHz | | | 21 | |
| NF | Noise Figure at 5.875 GHz | dB | | 6.3 | |
| IRL | Worst Case Input Return Loss 5.15-5.875GHz | dB | 10 | 15 | |
| ORL | Worst Case Output Return Loss 5.15-5.875GHz | | 7 | 11 | |
| Vdet Range | Output Voltage Range for $P_{out}=10dBm$ to $26dBm$ | V | | 0.8 to 1.9 | |
| I_{CQ} | V_{CC} Quiescent Current | mA | 185 | 220 | 255 |
| I_{VPC} | Power Up Control Current, $V_{PC}=5V$ ($I_{VPC1} + I_{VPC2} + I_{VPC3}$) | mA | | 1.7 | |
| $R_{th,j-l}$ | Thermal Resistance (junction - lead) | $^\circ C/W$ | | 24 | |

The information provided herein is believed to be reliable at press time. Sirenza Microdevices assumes no responsibility for inaccuracies or omissions. Sirenza Microdevices assumes no responsibility for the use of this information, and all such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. Sirenza Microdevices does not authorize or warrant any Sirenza Microdevices product for use in life-support devices and/or systems.


Copyright 2002 Sirenza Microdevices, Inc. All worldwide rights reserved.
303 South Technology Court Broomfield, CO 80021

Phone: (800) SMI-MMIC

http://www.sirenza.com
EDS-103585 Rev C

SZA-5044

4.9 – 5.9 GHz 5V Power Amplifier



4mm x 4mm QFN Package

Product Features

- 802.11a 54Mb/s Class AB Performance
- $P_{out} = 21.5dBm$ @ 3% EVM, 5V, 310mA
- High Gain = 28dB
- Output Return Loss < -11dB for Linear Tune
- On-chip Output Power Detector
- $P_{1dB} = 29dBm$ @ 5V
- Simultaneous 4.9- 5.9GHz Performance
- Robust - Survives RF Input Power = +15dBm
- Power up/down control < 1μs, V_{PC} 2.9V to 5V

Applications

- 802.11a WLAN, OFDM
- 5.8GHz ISM Band
- Fixed Wireless, UNII, 802.16 WiMAX

Preliminary






Preliminary
SZA-5044 4.9-5.9 GHz Power Amp

Pin Out Description

| Pin # | Function | Description |
|------------------|----------|--|
| 1,3,5,9,11,15,17 | N/C | Pins are not used. May be grounded, left open, or connected to adjacent pin. |
| 6 | VPC1 | VPC1 is the bias control pin for the stage 1 active bias circuit and can be run from 2.9V to 5V control. An external series resistor is required for proper setting of bias levels depending on control voltage. Refer to the evaluation board schematic for resistor value. To prevent potential damage, do not apply voltage to this pin that is +1V greater than voltage applied to pin 20 (Vbias) unless Vpc supply current capability is less than 10 mA. |
| 7 | VPC2 | VPC2 is the bias control pin for the stage 2 active bias circuit and can be run from 2.9V to 5V control. An external series resistor is required for proper setting of bias levels depending on control voltage. Refer to the evaluation board schematic for resistor value. To prevent potential damage, do not apply voltage to this pin that is +1V greater than voltage applied to pin 20 (Vbias) unless Vpc supply current capability is less than 10 mA. |
| 8 | VPC3 | VPC3 is the bias control pin for the stage 3 active bias circuit and can be run from 2.9V to 5V control. An external series resistor is required for proper setting of bias levels depending on control voltage. Refer to the evaluation board schematic for resistor value. To prevent potential damage, do not apply voltage to this pin that is +1V greater than voltage applied to pin 20 (Vbias) unless Vpc supply current capability is less than 10 mA. |
| 10 | Vdet | Ouput power detector voltage. Load with 10K-100K ohms to ground for best performance. |
| 2,4 | RFIN | RF input pins. This is DC grounded internal to the IC. Do not apply voltage to this pin. All three pins must be used for proper operation. |
| 12,13,14 | RFOUT | RF output pin. This is also another connection to the 3rd stage collector |
| 16 | VC3 | 3rd stage collector bias pin. Apply 5V to this pin. |
| 18 | VC2 | 2nd stage collector bias pin. Apply 5V to this pin. |
| 19 | VC1 | 1st stage collector bias pin. Apply 5V to this pin. |
| 20 | Vbias | Active bias network VCC. Apply 5V to this pin. |
| EPAD | Gnd | Exposed area on the bottom side of the package needs to be soldered to the ground plane of the board for optimum thermal and RF performance. Several vias should be located under the EPAD as shown in the recommended land pattern (page 5). |

Simplified Device Schematic



Absolute Maximum Ratings

| Parameters | Value | Unit |
|--|-------------|------|
| VC3 Collector Bias Current (pin16) | 500 | mA |
| VC2 Collector Bias Current (pin18) | 225 | mA |
| VC1 Collector Bias Current (pin19) | 75 | mA |
| Device Voltage (V _D) | 7.0 | V |
| Power Dissipation | 3.4 | W |
| Operating Lead Temperature (T _L) | -40 to +85 | °C |
| RF Input Power for 50 ohm RF out load | 15 | dBm |
| RF Input Power for 10:1 VSWR RF out load | 2 | dBm |
| Storage Temperature Range | -40 to +150 | °C |
| Operating Junction Temperature (T _J) | +150 | °C |
| ESD Human Body Model | >1000 | V |

Operation of this device beyond any one of these limits may cause permanent damage. For reliable continuous operation the device voltage and current must not exceed the maximum operating values specified in the table on page one.

Bias conditions should also satisfy the following expression:
 $I_D V_D < (T_J - T_L) / R_{TH} j-I$









Caution: ESD Sensitive

Appropriate precaution in handling, packaging and testing devices must be observed.



Preliminary
SZA-5044 4.9-5.9 GHz Power Amp







4.9 - 5.9 GHz Evaluation Board Data ($V_{BIAS} = 5.0V$, $I_q = 220mA$)





Preliminary
SZA-5044 4.9-5.9 GHz Power Amp







4.9 - 5.9 GHz Evaluation Board Data ($V_{BIAS} = 5.0V$, $I_q = 220mA$)
802.11a EVM, OFDM, 54Mb/s, 64QAM





Preliminary
SZA-5044 4.9-5.9 GHz Power Amp

4.9 - 5.9 GHz Evaluation Board Data ($V_{BIAS} = 5.0V$, $I_q = 220mA$)












Preliminary
SZA-5044 4.9-5.9 GHz Power Amp

4.9 - 5.9 GHz Evaluation Board Data with Improved Linearity Bias ($V_{BIAS} = 5.0V, I_q = 270mA$)

Note: Linearity improvements are primarily at backed off Pout levels. EVM data is 802.11a, OFDM, 54Mb/s, 64QAM



4.9 - 5.9 GHz Evaluation Board Schematic For V+ = Vcc = 5.0V




Notes:
Pins 1,3,5,9,11,15 and 17 are unwired (N/C) inside the package. Refer to page 2 for detailed pin descriptions. Some of these pins are wired to adjacent pins or grounded as shown in the application circuit. This is to maintain consistency with the evaluation board layout shown below. It is recommended to use this layout and wiring to achieve the specified performance.

To prevent potential damage, do not apply voltage to the Vpc pin that is +1V greater than voltage applied to pin 20 (Vbias/Vcc) unless Vpc supply current capability is less than 10 mA.

4.9 - 5.9 GHz Evaluation Board Layout For V+ = Vcc = 5.0V

- Board material GETEK, 10mil thick, Dk=3.9, 2 oz. copper finish



| DESG | DESCRIPTION |
|----------------|-------------------------|
| Q1 | SZA-5044 |
| R1,2,3,4,5,6,7 | 1%, 0603 or 0402 |
| C1 | 1uF 16V TANTALUM CAP |
| C2,4 | 0.1uF CAP, 0603 or 0402 |
| C3,5,6 | 1.8pF CAP, 0603 or 0402 |
| L1 | 22nH IND, 0603 |

Resistor values for Vpc=2.9V to 5V (Vcc=5V, Iq=220mA)

| VPC(V) | R1 | R2 | R4 | R3 | R5 |
|--------|-------|-------|-------|------|-----|
| 2.9 | 0 | 698 | 221 | OUT | OUT |
| 3.0 | 174 | 1.1K | 604 | OUT | OUT |
| 3.1 | 348 | 1.37K | 909 | OUT | OUT |
| 3.2 | 511 | 1.78K | 1.24K | OUT | OUT |
| 3.3 | 698 | 2.15K | 1.5K | OUT | OUT |
| 5.0 | 3.74K | 2.49K | 7.15K | 7.5K | OUT |

Resistor values for Vpc=2.9V to 5V (Vcc=5V, Iq=270mA)

| VPC(V) | R1 | R2 | R4 | R3 | R5 |
|--------|-------|-------|-------|------|------|
| 2.9 | 0 | 698 | 10 | OUT | OUT |
| 3.0 | 174 | 1.1K | 261 | OUT | OUT |
| 3.1 | 348 | 1.37K | 499 | OUT | OUT |
| 3.2 | 511 | 1.78K | 750 | OUT | OUT |
| 3.3 | 698 | 2.15K | 1.00K | OUT | OUT |
| 5.0 | 3.74K | 2.49K | 2.6K | 7.5K | 7.5K |

Note: See app note AN-062 for other Vcc and Vpc combinations



Preliminary

SZA-5044 4.9-5.9 GHz Power Amp


Part Number Ordering Information

| Part Number | Reel Size | Devices/Reel |
|-------------|-----------|--------------|
| SZA-5044 | 13" | 3000 |

Part Symbolization

The part will be symbolized with an "SZA-5044" marking designator on the top surface of the package.

Package Outline Drawing (dimensions in mm):



Recommended Land Pattern (dimensions in mm[in]):

