

LP38842 **1.5A Ultra Low Dropout Linear Regulators** Stable with Ceramic Output Capacitors **General Description** Features

The LP38842 is a high current, fast response regulator which can maintain output voltage regulation with minimum input to output voltage drop. Fabricated on a CMOS process, the device operates from two input voltages: Vbias provides voltage to drive the gate of the N-MOS power transistor, while Vin is the input voltage which supplies power to the load. The use of an external bias rail allows the part to operate from ultra low Vin voltages. Unlike bipolar regulators, the CMOS architecture consumes extremely low guiescent current at any output load current. The use of an N-MOS power transistor results in wide bandwidth, vet minimum external capacitance is required to maintain loop stability.

The fast transient response of these devices makes them suitable for use in powering DSP, Microcontroller Core voltages and Switch Mode Power Supply post regulators. The parts are available in TO-220 and TO-263 packages.

Dropout Voltage: 115 mV (typ) @ 1.5A load current.

Quiescent Current: 30 mA (typ) at full load.

Shutdown Current: 30 nA (typ) when S/D pin is low.


Precision Output Voltage: 1.5% room temperature accuracy.

- Ideal for conversion from 1.8V or 1.5V inputs
- Designed for use with low ESR ceramic capacitors
- 0.8V, 1.2V and 1.5V standard voltages available
- Ultra low dropout voltage (115mV @ 1.5A typ)
- 1.5% initial output accuracy
- Load regulation of 0.1%/A (typical)
- 30nA quiescent current in shutdown (typical)
- Low ground pin current at all loads
- Over temperature/over current protection
- Available in 5 lead TO220 and TO263 packages
- -40°C to +125°C junction temperature range

Applications

- ASIC Power Supplies In:
- Desktops, Notebooks, and Graphics Cards, Servers - Gaming Set Top Boxes, Printers and Copiers
- Server Core and I/O Supplies
- DSP and FPGA Power Supplies
- SMPS Post-Regulator

Typical Application Circuit



* Minimum value required if Tantalum capacitor is used (see Application Hints)

December 2004

Connection Diagrams




Pin Description

Pin Name	Description
BIAS	The bias pin is used to provide the low current bias voltage to the chip which operates the internal
	circuitry and provides drive voltage for the N-FET.
OUTPUT	The regulated output voltage is connected to this pin.
GND	This is both the power and analog ground for the IC. Note that both pin three and the tab of the
	TO-220 and TO-263 packages are at ground potential. Pin three and the tab should be tied together
	using the PC board copper trace material and connected to circuit ground.
INPUT	The high current input voltage which is regulated down to the nominal output voltage must be
	connected to this pin. Because the bias voltage to operate the chip is provided seperately, the input
	voltage can be as low as a few hundered millivolts above the output voltage.
SHUTDOWN	This provides a low power shutdown function which turns the regulated output OFF. Tie to V_{BIAS} if
	this function is not used.

Ordering Information

Order Number	Package Type	Package Drawing	Supplied As
LP38842S-0.8	TO263-5	TS5B	Rail
LP38842SX-0.8	TO263-5	TS5B	Tape and Reel
LP38842T-0.8	TO220-5	T05D	Rail
LP38842S-1.2	TO263-5	TS5B	Rail
LP38842SX-1.2	TO263-5	TS5B	Tape and Reel
LP38842T-1.2	TO220-5	T05D	Rail
LP38842S-1.5	TO263-5	TS5B	Rail
LP38842SX-1.5	TO263-5	TS5B	Tape and Reel
LP38842T-1.5	TO220-5	T05D	Rail



www.national.com

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature Range	–65°C to +150°C
Lead Temp. (Soldering, 5 seconds)	260°C
ESD Rating	
Human Body Model (Note 3)	2 kV
Machine Model (Note 9)	200V
Power Dissipation (Note 2)	Internally Limited
V _{IN} Supply Voltage (Survival)	-0.3V to +6V
V _{BIAS} Supply Voltage (Survival)	-0.3V to +7V
Shutdown Input Voltage (Survival)	-0.3V to +7V

I _{OUT} (Survival) Output Voltage (Survival)	Internally Limited -0.3V to +6V
Junction Temperature	–40°C to +150°C
Operating Ratings	

V _{IN} Supply Voltage	$(V_{OUT} + V_{DO})$ to 5.5V
Shutdown Input Voltage	0 to +5.5V
Ι _{ουτ}	1.5A
Operating Junction	-40°C to +125°C
Temperature Range	
V _{BIAS} Supply Voltage	4.5V to 5.5V
V _{OUT}	0.8V to 1.5V

Electrical Characteristics Limits in standard typeface are for $T_J = 25^{\circ}C$, and limits in **boldface type** apply over the full operating temperature range. Unless otherwise specified: $V_{IN} = V_O(NOM) + 1V$, $V_{BIAS} = 4.5V$, $I_L = 10$ mA, $C_{IN} = 10 \ \mu\text{F}$ CER, $C_{OUT} = 22 \ \mu\text{F}$ CER, $C_{BIAS} = 1 \ \mu\text{F}$ CER, $V_{S/D} = V_{BIAS}$. Min/Max limits are guaranteed through testing, statistical correlation, or design.

Symbol	Parameter	Conditions	MIN	TYP (Note 4)	МАХ	Units	
Vo	Output Voltage Tolerance	$\begin{array}{l} 10 \text{ mA} < \text{I}_{\text{L}} < 1.5\text{A} \\ \text{V}_{\text{O}}(\text{NOM}) + 1\text{V} \leq \text{V}_{\text{IN}} \leq 5.5\text{V} \\ 4.5\text{V} \leq \text{V}_{\text{BIAS}} \leq 5.5\text{V} \end{array}$	0.788 0.776	0.8	0.812 0.824		
			1.182 1.164	1.2	1.218 1.236	V	
			1.478 1.455	1.5	1.523 1.545		
$\Delta V_O / \Delta V_{IN}$	Output Voltage Line Regulation (Note 6)	$V_O(NOM) + 1V \le V_{IN} \le 5.5V$		0.01		%/V	
$\Delta V_O / \Delta I_L$	Output Voltage Load Regulation (Note 7)	10 mA < I _L < 1.5A		0.1	0.4 1.1	%/A	
V _{DO}	Dropout Voltage (Note 8)	I _L = 1.5A		115	175 315	mV	
I _Q (V _{IN})	Quiescent Current Drawn from V _{IN} Supply	10 mA < I _L < 1.5A		30	35 40	mA	
		$V_{S/D} \leq 0.3V$		0.06	1 30	μA	
Q(BIAS/	Quiescent Current Drawn from V _{BIAS} Supply	10 mA < I _L < 1.5A		2	4 6	mA	
		V = 0.3V		0.03	1 30	μA	
I _{sc}	Short-Circuit Current	V _{OUT} = 0V		4		A	
Shutdown Ir	nput						
V _{SDT}	Output Turn-off Threshold	Output = ON		0.7	1.3	V	
		Output = OFF	0.3	0.7			
Td (OFF)	Turn-OFF Delay	R _{LOAD} X C _{OUT} << Td (OFF)		20		μs	
Td (ON)	Turn-ON Delay	$R_{LOAD} X C_{OUT} << Td (ON)$		15		μ5	
I _{S/D}	S/D Input Current	V _{S/D} =1.3V		1		- μΑ	
		V = 0.3V		-1			
θ_{J-A}	Junction to Ambient Thermal	TO-220, No Heatsink		65		°C/W	
	Resistance	TO-263, 1 sq.in Copper		35			

LP38842

Electrical Characteristics Limits in standard typeface are for $T_J = 25^{\circ}C$, and limits in **boldface type** apply over the full operating temperature range. Unless otherwise specified: $V_{IN} = V_O(NOM) + 1V$, $V_{BIAS} = 4.5V$, $I_L = 10$ mA, $C_{IN} = 10 \ \mu\text{F}$ CER, $C_{OUT} = 22 \ \mu\text{F}$ CER, $C_{BIAS} = 1 \ \mu\text{F}$ CER, $V_{S/D} = V_{BIAS}$. Min/Max limits are guaranteed through testing, statistical correlation, or design. (Continued)

Symbol	Parameter	Conditions	MIN	TYP (Note 4)	МАХ	Units
AC Paramete	ers	· ·				
PSRR (V _{IN}) PSRR (V _{BIAS})	Ripple Rejection for V _{IN} Input Voltage	$V_{IN} = V_{OUT} + 1V$, f = 120 Hz		80		- dB
		$V_{IN} = V_{OUT} + 1V$, f = 1 kHz		65		
	Ripple Rejection for V _{BIAS} Voltage	$V_{BIAS} = V_{OUT} + 3V$, f = 120 Hz		58		
		$V_{BIAS} = V_{OUT} + 3V, f = 1 \text{ kHz}$		58		
e _n	Output Noise Density	f = 120 Hz		1		µV/root–Hz
	Output Noise Voltage	BW = 10 Hz – 100 kHz		150		u)/ (rmo)
	$V_{OUT} = 1.5V$	BW = 300 Hz - 300 kHz		90		- μV (rms)

Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Operating ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications, see Electrical Characteristics. Specifications do not apply when operating the device outside of its rated operating conditions.

Note 2: At elevated temperatures, device power dissipation must be derated based on package thermal resistance and heatsink thermal values. θ_{J-A} for TO-220 devices is 65°C/W if no heatsink is used. If the TO-220 device is attached to a heatsink, a θ_{J-S} value of 4°C/W can be assumed. θ_{J-A} for TO-263 devices is approximately 35°C/W if soldered down to a copper plane which is at least 1 square inches in area. If power dissipation causes the junction temperature to exceed specified limits, the device will go into thermal shutdown.

Note 3: The human body model is a 100 pF capacitor discharged through a 1.5k resistor into each pin.

Note 4: Typical numbers represent the most likely parametric norm for 25°C operation.

Note 5: If used in a dual-supply system where the regulator load is returned to a negative supply, the output pin must be diode clamped to ground.


Note 6: Output voltage line regulation is defined as the change in output voltage from nominal value resulting from a change in input voltage.

Note 7: Output voltage load regulation is defined as the change in output voltage from nominal value as the load current increases from no load to full load.

Note 8: Dropout voltage is defined as the minimum input to output differential required to maintain the output with 2% of nominal value.


Note 9: The machine model is a 220 pF capacitor discharged directly into each pin.


LP38842



LP38842

Typical Performance Characteristics Unless otherwise specified: $T_J = 25^{\circ}C$, $C_{IN} = 10 \ \mu\text{F}$ CER, $C_{OUT} = 22 \ \mu\text{F}$ CER, $C_{BIAS} = 1 \ \mu\text{F}$ CER, $\overline{S/D}$ Pin is tied to V_{BIAS} , $V_{OUT} = 1.2V$, $I_L = 10\text{mA}$, $V_{BIAS} = 5V$, $V_{IN} = V_{OUT} + 1V$. (Continued)





20103042

www.national.com

Application Hints

EXTERNAL CAPACITORS

To assure regulator stability, input and output capacitors are required as shown in the Typical Application Circuit.

OUTPUT CAPACITOR

An output capacitor is required on the LP3884X devices for loop stability. The minimum value of capacitance necessary depends on type of capacitor: if a solid Tantalum capacitor is used, the part is stable with capacitor values as low as 4.7µF. If a ceramic capacitor is used, a minimum of 22 µF of capacitance must be used (capacitance may be increased without limit). The reason a larger ceramic capacitor is required is that the output capacitor sets a pole which limits the loop bandwidth. The Tantalum capacitor has a higher ESR than the ceramic which provides more phase margin to the loop, thereby allowing the use of a smaller output capacitor because adequate phase margin can be maintained out to a higher crossover frequency. The tantalum capacitor will typically also provide faster settling time on the output after a fast changing load transient occurs, but the ceramic capacitor is superior for bypassing high frequency noise.

The output capacitor must be located less than one centimeter from the output pin and returned to a clean analog ground. Care must be taken in choosing the output capacitor to ensure that sufficient capacitance is provided over the full operating temperature range. If ceramics are selected, only X7R or X5R types may be used because Z5U and Y5F types suffer severe loss of capacitance with temperature and applied voltage and may only provide 20% of their rated capacitance in operation.

INPUT CAPACITOR

The input capacitor is also critical to loop stability because it provides a low source impedance for the regulator. The minimum required input capacitance is 10 μ F ceramic (Tantalum not recommended). The value of C_{IN} may be increased without limit. As stated above, X5R or X7R must be used to ensure sufficient capacitance is provided. The input capacitor must be located less than one centimeter from the input pin and returned to a clean analog ground.

BIAS CAPACITOR

The $0.1 \mu F$ capacitor on the bias line can be any good quality capacitor (ceramic is recommended).

BIAS VOLTAGE

The bias voltage is an external voltage rail required to get gate drive for the N-FET pass transistor. Bias voltage must be in the range of 4.5 - 5.5V to assure proper operation of the part.

UNDER VOLTAGE LOCKOUT

The bias voltage is monitored by a circuit which prevents the regulator output from turning on if the bias voltage is below approximately 4V.

SHUTDOWN OPERATION

Pulling down the shutdown ($\overline{S/D}$) pin will turn-off the regulator. Pin $\overline{S/D}$ must be actively terminated through a pull-up resistor (10 k Ω to 100 k Ω) for a proper operation. If this pin is driven from a source that actively pulls high and low (such as a CMOS rail to rail comparator), the pull-up resistor is not required. This pin must be tied to V_{BIAS} if not used.

POWER DISSIPATION/HEATSINKING

A heatsink may be required depending on the maximum power dissipation and maximum ambient temperature of the application. Under all possible conditions, the junction temperature must be within the range specified under operating conditions. The total power dissipation of the device is given by:

$$P_{D} = (V_{IN} - V_{OUT})I_{OUT} + (V_{IN})I_{GND}$$

where I_{GND} is the operating ground current of the device.

The maximum allowable temperature rise (T_{Rmax}) depends on the maximum ambient temperature (T_{Amax}) of the application, and the maximum allowable junction temperature (T_{Jmax}):

 $T_{Rmax} = T_{Jmax} - T_{Amax}$

The maximum allowable value for junction to ambient Thermal Resistance, θ_{JA} , can be calculated using the formula:

```
\theta_{JA} = T_{Rmax} / P_D
```

These parts are available in TO-220 and TO-263 packages. The thermal resistance depends on amount of copper area or heat sink, and on air flow. If the maximum allowable value of θ_{JA} calculated above is ≥ 60 °C/W for TO-220 package and ≥ 60 °C/W for TO-263 package no heatsink is needed since the package can dissipate enough heat to satisfy these requirements. If the value for allowable θ_{JA} falls below these limits, a heat sink is required.

HEATSINKING TO-220 PACKAGE

The thermal resistance of a TO220 package can be reduced by attaching it to a heat sink or a copper plane on a PC board. If a copper plane is to be used, the values of θ_{JA} will be same as shown in next section for TO263 package.

The heatsink to be used in the application should have a heatsink to ambient thermal resistance,


 $\theta_{\mathsf{HA}} \leq \theta_{\mathsf{JA}} - \theta_{\mathsf{CH}} - \theta_{\mathsf{JC}}.$


In this equation, θ_{CH} is the thermal resistance from the case to the surface of the heat sink and θ_{JC} is the thermal resistance from the junction to the surface of the case. θ_{JC} is about 3°C/W for a TO220 package. The value for θ_{CH} depends on method of attachment, insulator, etc. θ_{CH} varies between 1.5°C/W to 2.5°C/W. If the exact value is unknown, 2°C/W can be assumed.

HEATSINKING TO-263 PACKAGE

The TO-263 package uses the copper plane on the PCB as a heatsink. The tab of this package is soldered to the copper plane for heat sinking. The graph below shows a curve for the θ_{JA} of TO-263 package for different copper area sizes, using a typical PCB with 1 ounce copper and no solder mask over the copper area for heat sinking.

Application Hints (Continued)





As shown in the graph below, increasing the copper area beyond 1 square inch produces very little improvement. The minimum value for θ_{JA} for the TO-263 package mounted to a PCB is 32°C/W.

Figure 2 shows the maximum allowable power dissipation for TO-263 packages for different ambient temperatures, assuming θ_{JA} is 35°C/W and the maximum junction temperature is 125°C.






FIGURE 2. Maximum power dissipation vs ambient temperature for TO-263 package





Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com