TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

T6M81A, JT6M81A-AS


T6M81A, JT6M81A-AS CMOS 1 CHIP LSI FOR LCD ELECTRONIC **CALCULATOR**

The T6M81A, JT6M81A-AS is a CMOS 1 chip microcomputer for 16-digits capacity 1-memory electronic calculation.

T6M81A, JT6M81A-AS is the complete single chip CMOS LSI for electronic calculator with single power supply operation.

Wide operating voltage range and low power consumption make it suitable for 1.5V solar battery operated.

Besides T6M81A, JT6M81A-AS can selectable with a pinprogrammable to function of Power timer and Memory hold. With the following features. NWW.DZSG.COM



Weight : 1.52g (Typ.)

FEATURES

- Display: 16-digits of data, 1-digit of sign, error symbol, memory load symbol.
- Algebraic mode.
- Standard 4 functions $(+, -, \times, \div)$
- Automatic percentage operation with add-on, discount.
- Automatic delta percentage, mark-up and markdown operations.
- Square root.
- Constant calculation.
- Chain calculation.
- Change sign.

f.dzsc.com

- Floating point or momentary mode (selectable with a switch).
- Fixed point ("0", "1", "2", "3", "4" or "6" places) or floating point (selectable with a switch).
- Adding point mode (selectable with a switch).

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

 The products described in this document are subject to the foreign exchange and foreign trade laws.


 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

 The information contained herein is subject to change without notice.


- Rounding switches (rounding up, down and off).
- Leading zero suppression.
- Trailing zero suppression.
- Punctuation on display, commas for thousands.
- Memory contents indicator, turned on with non-zero in the memory.
- Registration overflow, indicating that too many digits are entered (the most significant digit are protected).
- Result overflow, indicating during calculation (most function key are locked as it happened).
- Memory overflow indicating to flashing of memory load mark.
- Key roll over function.
- Floating minus.

SYSTEM BLOCK DIAGRAM


Battery Type



Dual Type





Solar Type



CONNECTION OF LCD

Ξ







T6M81A, JT6M81A-AS-6

KEY LAYOUT

Touch key



Lock key



Selectable with Auto Power OFF mode and Total switch.

MH (Memory Hold)

MK (Memory Kill)


K₁₁ ... Rounding switches.

 $K_{10}\ \dots\$ Selectable with Fixed point or Floating mode.

(Note)

 K_{12} line is No choose then keep condition. K_{12} line is No choose at the system power on then initial condition is \overline{A} , MH Mode selected.

PIN LAYOUT



SPECIFICATION OF CALCULATOR

Speed of calculation

Numeral	27.8	3~40.9ms
Function	{1+	42.7ms 83.9ms
Addition and subtract	\[\begin{pmatrix} 1 & 2 & 3 & + & 1 & = & \\ 999999999999999999 & - & 0.000000000000001 & \\ \end{pmatrix} \]	82.8ms 106.4ms
Multiply	\[1 2 3 \omega 2 \omega \] \[1 \omega 999999999999999999999 \omega \]	110.8ms 309.9ms
Device	\[\begin{pmatrix} 1 & 2 & 3 \div \div 3 & = \div \div \div \div \div \div \div \div	165.1ms 348.4ms
Memory calculation	{ 2 M +	93.8ms 388.1ms
Square root	∫ 9999999999999999	259.7ms 170.2ms

Operation Example

- 1. Fixed point calculations
 - ① Key Display Fixed point Place
 - С
- 0. DP = 3 (5/4)
- 2
- 2.
- ÷
- 2.
- 3
- 3.
- =
- 0.667 2.
- 2
- 2.
- 3
- 2.3
- +
- 2.3
- 4
- 4.
- M +
- 6.300 1.
- 1
- 1.
- 2
- 1.2 1.200
- M + MR
- 7.5 DP = 4

② Key Display Fixed point Place

1.

1.

- С
- $DP = 0 \left(\underline{} \right)$ 0.
- 1
- 1.
- - 2 1.2
- 3
- 1.23 + 1.23
- 1
- 1.
- •
- 1 1.1
- = 3.
- 9 9.
- $\sqrt{}$ 3.
- × 3.
- 1 1.
- 1.
- DP = F1 1.1
- 3.3

Display

2.M

9.M

9.M

3.M

3.02M

0.02M

33.27M -

Key

=

2

+

9

2. Adding point mode calculations

Key	Display	Key
С	0.	M +
1	1.	3
23	123	$\overline{\cdot}$
+	1.23	123
3	3.	M +
=	1.26	MR
3	3.	С
2	32.	1
×	32.	23
3	3.	_
$oldsymbol{\cdot}$	3.	3
000	3.000	4
=	96.00	$\overline{\cdot}$
2	2.	5

- 3. Constant calculations
 - ① Multiplication

Key	Display	Constant
k	k	
×	k	
а	a	
=	k∙a	k×
b	b	k×
=	k∙b	k×
Additi	on	

2 Division

Display

0.02M

3.M

3.M

3.123M

3.12M

3.14M

0.M

1.M 123M 1.23M 3.M 34.M 34.M 34.5M

Key	Display	Constant
а	a	
÷	a	
k	k	
=	a/k	÷k
b	b	÷k
=	b/k	÷k
4 Subtra	ction	
а	a	
_	a	
k	k	
=	a – k	– k

3 а

а

+	a	
k	k	
=	a + k	+ k
b	b	+ k
=	b + k	+ k

_	a	
k	k	
=	a – k	- k
b	b	- k
=	b – k	- k

⑤ Percentage

Key	Display

Constant

k k

X k

> а а

% k·a / 100

kx

b b

kх

% k·b / 100 kx

7 Add-on

k k

+ k

а

% $k \cdot (1 + a / 100)$

b

k+ k +

%

 $k \cdot (1 + b / 100)$ k+

- 4. △% calculations
 - ① Key Display

а а

+ а

b b

 Δ % 100·(a + b) / b

- 5. Mark-up, mark-down calculations
 - ① Mark-up

Key Display

а

÷ а

b b

 Δ % a/(1-b/100)

 $\Delta\%$ |a/(1 - b/100)|

6 Percentage

Key Display Constant

а а

÷ а

> k k

% 100·a / k ÷k

b b

÷k

% 100·b/k

÷k

8 Discount

k k

k

а

%

k·(1 – a / 100) %

b b $k \cdot (1 - b / 100)$

k – k –

k –

② Key Display

а

а

> b b

 $\Delta\%$ 100·(a – b) / b

2 Mark-down

Key Display

а

÷ а

> b b

+/- -b

 Δ % a/(1+b/100)

 Δ % a/(1+b/100) – a1

6. Add-on, discount calculations

Add-on

Key Display

- ① a a
 - Χa
 - b b
 - % a·b / 100
 - + a·b / 100
 - = a (1 + b / 100)
- 3 a a
 - + a
 - b b
 - $\frac{\%}{}$ a (1 + b / 100)
- ⑤ a a
 - × a
 - b b
 - $\Delta\%$ a·(1 + b / 100)

Discount

Key Display

- ② a a
 - × a
 - b b
 - % a·b / 100
 - a·b / 100
 - a (1 b / 100)
- 4 a a
 - _ a
 - b b
 - % a (1 b / 100)
- 6 a a
 - × a
 - b b
 - +/- -b
 - Δ % a (1 b / 100)

MAXIMUM RATINGS


ITEM	SYMBOL	LIMITS	UNIT
Supply Voltage	V _{DD1}	-0.3~2.0	V
Input Voltage	VIN	-0.3~V _{DD1} +0.3	V
Operating Temperature	T _{opr}	0~40	°C
Storage Temperature	T _{stg}	- 55∼125	°C

ELECTRICAL CHARACTERISTICS $(V_{DD1} = 1.5 \pm 0.2V, V_{DD2} = 3.0 \pm 0.4V, V_{SS} = 0V, Ta = 25^{\circ}C)$

ELECTRICAL CHARACTERISTICS (VDD) = 1.3 ± 0.2 v, VDD2 = 3.0 ± 0.4 v, V35 = 0 v, Va = 23 C)								
ITEM	SYMBOL	TEST CIR- CUIT	PIN NAME	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Voltage	V _{DD1}	_	_	_	1.2	1.5	2.0	V
"1" Input Voltage	V _{IH} (1)	_	K ₂ ~K ₉ RESET	_	V _{DD1} - 0.4		V _{DD1}	٧
"1" Input Voltage	V _{IH} (2)	_	K ₁₀ ~K ₁₃	_	V _{DD2} - 0.4	1	V _{DD2}	>
"0" Input Voltage	V _{IL}	_	K ₂ ~K ₁₃ RESET	_	0	1	0.4	>
"1" Output Voltage	V _{OH} (1)	_	SEGMENT COM1~3	_	V _{DD2} - 0.2	1	V _{DD2}	>
"0" Output Voltage	V _{OL} (1)	_	SEGMENT COM1~3	_	0	-	0.2	٧
"M" Output Voltage	VOM	_	COM1~3	_	V _{DD1} - 0.2	_	V _{DD1} + 0.2	٧
"1" Output Voltage	V _{OH} (2)	_	K ₁ ~K ₉	_	V _{DD1} - 0.2	_	V _{DD1}	V
"0" Output Voltage	VOL (2)	_	K ₁ ~K ₁₃	_	0	_	0.2	٧
"1" Output Resistance	ROH	_	SEGMENT COM1~3	$V_{OUT} = V_{DD2} - 0.5V$	l	l	70	$\mathbf{k}Ω$
"0" Output Resistance	ROL	_	SEGMENT COM1~3	V _{OUT} = 0.5V	_	_	70	$\mathbf{k}Ω$
	R _{KEYH} (1)	_	RESET	$V_{OUT} = V_{DD1} - 0.5V$	_	_	25	kΩ
KEY Pull Up Resistance	R _{KEYH} (2)	_	K ₀ ∼K ₉	$V_{OUT} = V_{DD1} - 0.5V$	_	_	14	kΩ
	R _{KEYH} (3)	_	K ₁₀ ~K ₁₃	V _{OUT} = 0V	120		800	kΩ
	R _{KEYL} (1)		RESET (1)	$V_{OUT} = V_{DD1}$	100	_	300	kΩ
KEY Pull Down	R _{KEYL} (2)		RESET (2)	V _{OUT} = V _{DD1}	18		300	kΩ
Resistance	RKEYL (3)			V _{OUT} = 0.5V			50	kΩ
	RKEYL (4)		K ₀ ~K ₉ (2)	V _{OUT} = V _{DD1}	72		170	kΩ
Oscillating (WAIT)	føWAIT	_	_	V _{DD1} = 1.5V	5.4	9.0	15.5	kHz
Frequency (OPERATE)	f∳OP			V _{DD1} = 1.5V	20.0	34	61.3	kHz
Frame Frequency	f _F	_	SEGMENT COM1~3	V _{DD1} = 1.5V	56.3	93.8	161.5	Hz

ITEM	SYMBOL	TEST CIR- CUIT	PIN NAME	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply	IDDWAIT	_	_	V _{DD1} = 1.5V	_	_	3.3	μ A
Supply Current	IDDOP	_	_	V _{DD1} = 1.2V	_	_	8.9	μΑ
Current	IDDOFF	_	_	V _{DD1} = 1.5V	_	_	2.0	μΑ
Power Off Timer Times	Т	_	_	V _{DD1} = 1.5V	429	600	1001	S

WAVEFORMS FOR DISPLAY



PAD LOCATION TABLE

 (μm)

X POINT

1680

1520

1360

1200

1040

880

720

560

400

240

80

- 80

- 240

- 400

- 560

- 720

- 880

- 1040

- 1200

- 1360

- 1520

– 1680

- 1752

- 1752

- 1752

- 1752

- 1752

– 1752

- 1752

- 1752

- 1752 - 1752

- 1752

- 1752

- 1752

- 1752


– 1752

- 1752

PAD LOCAT	ION TABLE		. <u></u>	
NAME	X POINT	X POINT	NAME	X POINT
В6	– 1757	- 1680	RESET	1757
C ₆	– 1757	- 1520	*(TS1)	1757
A ₇	– 1757	- 1360	*(TS2)	1757
B ₇	– 1757	- 1200	*(TS3)	1757
C ₇	– 1757	- 1040	*(TS4)	1757
A8	– 1757	- 880	К ₀	1757
В8	– 1757	– 720	К1	1757
C ₈	– 1757	- 560	K ₂	1757
Ag	– 1757	- 400	К3	1757
Bg	– 1757	- 240	K ₄	1757
C ₉	– 1757	- 80	K ₅	1757
A ₁₀	– 1757	80	К6	1757
B ₁₀	– 1757	240	K ₇	1757
C ₁₀	– 1757	400	K ₈	1757
A ₁₁	– 1757	560	К9	1757
B ₁₁	– 1757	720	K ₁₀	1757
C ₁₁	– 1757	880	K ₁₁	1757
A ₁₂	– 1757	1040	K ₁₂	1757
B ₁₂	– 1757	1200	K ₁₃	1757
C ₁₂	– 1757	1360	COM1	1757
A ₁₃	– 1757	1520	COM2	1757
B ₁₃	– 1757	1680	COM3	1757
C ₁₃	- 1089	1753	Α1	1122
A ₁₄	- 929	1753	B ₁	962
B ₁₄	– 769	1753	C ₁	802
C ₁₄	- 609	1753	A ₂	642
A ₁₅	- 449	1753	B ₂	482
B ₁₅	- 289	1753	C ₂	322
S ₁	- 129	1753	Α3	162
S ₂	31	1753	В3	2
S ₃	191	1753	C ₃	- 158
S ₄	351	1753	A4	- 318
V_{SS}	511	1753	В4	- 478
V _A	671	1753	C ₄	- 638
V _B	831	1753	A ₅	- 798
V_{DD2}	991	1753	B ₅	- 958
V _{DD1}	1151	1753	C ₅	- 1118
٧ _G	1388	1753	A ₆	- 1278
	•		·	•


^(*) Do not connect.

CHIP LAYOUT




Chip size : 3.79×3.84 (mm) Chip thickness : 440 ± 30 (μ m) Substrate : VSS

PAD LAYOUT



PAD Pitch $160 \, \mu \mathrm{m}$



GENERAL SPECIFICATION FOR CALCULATOR LSI BARE CHIP

1. Purpose

This is to specify the quality standard for the integrated circuit produced by TOSHIBA CORPORATION (hereinafter referred as to VENDOR) to be delivered to PURCHASER.

2. Definition

This specification applies only to the calculator LSI bare chip produced by VENDOR and purchased by PURCHASER and defined the general specification items.

3. Priority of specifications

When the discrepancies or questions happen to the specifications and instructions provided by VENDOR, the priority shall be ranked as follows.

- Individual specification for the calculator LSI bare chip.
 (Both PURCHASER and VENDOR are confirmed by the special sheets.)
- 2) General specifications for the calculator LSI bare chip.
- 3) Other related specifications and standards.

4. Characteristics

To be shown in the individual specification sheets.

The individual specification shall consist of the following 4 items in principle.

- 1) Rated specifications.
- 2) Electrical characteristics.
- 3) Pin configuration & mechanical dimensions.
- 4) Others.

5. Inspection of product for delivery

5.1 Inspection lot

- a) Inspection lot shall consist of products produced by same material under same design, through same production process, and same facilities and assured same quality by same quality assurance method, and lot number shall be put on all trays to be able to trace the lot history.
- b) The quantity of products per Inspection lot shall consist of all the same VENDOR's lot number.

5.2 Sampling plan

Statistical sampling and inspection shall be in accordance with MIL-STD-105D single sampling plans for normal inspections, general inspection level II.

The acceptable quality level (AQL) shall be specified in following table :

TEST ITEM	AQL (%)
Electrical	2.5
Visual	4.0

5.3 Electrical criteria

Criteria of Electrical Characteristics are prescribed in Attachment-1.

5.4 Visual criteria

Visual Criteria are prescribed in Attachment-2.

6. Incoming inspection

6.1 General

- a) PURCHASER's incoming inspection should be done within 15 days after PURCHASER receives the quantity of products in principle.
- b) PURCHASER shall report the results of incoming inspection to VENDOR and provide VENDOR with detailed data in failure rate and items regarding VENDOR's lot number respectively, if VENDOR demands the report from PURCHASER.

6.2 Inspection procedure

PURCHASER should do his incoming inspection according to the following procedure.

- a) First: Visual inspection should be done.
- b) Next : Electrical and other inspection should be done under condition with bare chip before going into PURCHASER's process.

7. Treatment for defective lot and products

Regarding the defective lot and defective products which are found through PURCHASER's incoming inspection, PURCHASER can be returned to VENDOR with detailed description on failures concerned.

However, if VENDOR cannot receive the defective items within 30 days after PURCHASER's incoming inspection, VENDOR should be able to make no reference to the defective problem.

- 8. Packing and labeling
 - a) Dice shall be placed in die tray with the top metalization facting up in order.
 - b) In principle, a pile consists of 5 trays and several piles are packed in a package. These piles and packages are indicated with printed labels as shown below.

Date						
Name						
Lot No.						
Net						
TOSHIBA						
MADE IN JAPAN						

c) PURCHASER shall return these packing materials to VENDOR on VENDOR's demand.

9. Storage criteria

Solid state chips, unlike packaged devices, are non-hermetic devices normally fragile and small in physical size, and therefore, require special handling considerations as follows:

9.1 Chips must be stored under proper conditions to insure that they are not subjected to a moist and/or contaminated atmosphere that alter their electrical, physical, or mechanical characteristics.

After the shipping container is opened, the chips must be stored under the following conditions:

- A. Storage temperature, 40°C max.
- B. Relative humidity, 50% max.
- C. Clean, dust-free environment.
- 9.2 The user must exercise proper care when handling chips or wafers to prevent even the slightest physical damage to the chip.
- 9.3 During mounting and lead bounding of chips the user must use proper assembly techniques to obtain proper electrical, thermal, and mechanical performance.
- 9.4 After the chip has been mounted and bounded, any necessary procedure must be followed by the user to insure that these non-hermetic chips are not subjected to moist or contaminated atmosphere which might cause the development of electrical conductive paths across the relatively small insulating surfaces.
 - In addition, proper consideration must be given to the protection of these devices from other harmful environments which could conceivably adversely affect their proper performance.

10. Handling criteria

The user should find the following suggested precautions helpful in handling chips. In any event, because of the extremely small size and fragile nature of chips, care should be taken in handling these devices.

10.1 Grounding

- a) Bonders, pellet pickup tools, table tops, trim and form tools, sealing equipment, and other equipment used in chip handling should be properly grounded.
- b) Operator should be properly grounded.

10.2 In-process handling

- a) Assemblies or subassemblies of chips should be transported and stored in conductive carriers.
- b) All external leads of the assemblies or subassemblies should be shorted together.

VISUAL INSPECTION CRITERIA

- 1. Visual inspection magnification shall be 40 \times in principle.
- 2. Defects defined:
 - 2.1 Thickness

See the technical data sheet.

2.2 Chip and crack

A die shall be rejected if:

a) Any crack of chip extends greater than $35\mu\mathrm{m}$ in length into the inside of the scribble line. (see Fig.1)

2.3 Metallization

A die shall be rejected if:

- a) More than 25% of the designed area of the metallization is missing at any bonding pad.
- b) There is a short or break which affects electrical characteristics in any lead pattern. (see Fig.2)
- 2.4 Glass protection coat

A die shall be rejected if:

a) It exhibits glass protection coat which covers more than 25% of any active bonding pad.

2.5 Attached foreign material


A die shall be rejected if:

- a) A die is covered by stains or attached foreign material which size is more than 5 times as large as a bonding pad area.
- b) It exhibits residual ink, stains or attached foreign material which covers more than 20% of any active bonding pad. (see Fig.3)

2.6 Others

A die shall be rejected if:

- a) There have no evident probed impression on the bonding pads.
- b) A inked die, defective die, is intermized.
- 3. Limit samples should be fized, if necessary.








Fig.2 Lead pattern



OUTSIDE DIMENSIONS OF CHIP TRAY




Unit: mm

CHIP NAME	TRAY NAME	Х	Υ	(H)	No. OF POCKETS	X1	X2	Y1	Y2
JT6M81A-AS	TCT45-060P	4.50	4.50	0.60	7×7 (49)	2.050	1.700	2.050	1.700

Tray material:

Carbon-containing polypropylene

PACKING METHOD-1




Place eight bags of chip trays in each carton box ⑦. Lay one sheet of packing ⑨ (7UF44F) before closing the lid of the cart box. (See the diagram above.)

Prepare packing ⑨ by cutting 7UF44F into halves and folding each in half as shown below; use them as inner



PACKING METHOD-2



Inner box
 Weight
 Material
 Containing 20 boxes
 Approx. 15kg (including packing material)
 Corrugated cardboard

• IC contents : $36 \times 5 \times 8 \times 20 = 28.8$ kpcs.