


- Member of the Texas Instruments Widebus™ Family
- Independent Asynchronous Inputs and Outputs
- Read and Write Operations Can Be Synchronized to Independent System Clocks
- Programmable Almost-Full/Almost-Empty Flag
- Pin-to-Pin Compatible With SN74ACT7881 and SN74ACT7811
- Input-Ready, Output-Ready, and Half-Full Flags
- Cascadable in Word Width and/or Word Depth (See Application Information)
- Fast Access Times of 11 ns With a 50-pF Load
- High Output Drive for Direct Bus Interface
- Package Options Include 68-Pin Plastic Leaded Chip Carriers (FN) or 80-Pin Shrink Quad Flat (PN) Package


FN PACKAGE
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

PN PACKAGE
(TOP VIEW)

NC – No internal connection


description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7882 is organized as 2048 bits deep × 18 bits wide. The SN74ACT7882 processes data at rates up to 67 MHz and access times of 11 ns in a bit-parallel format. Data outputs are noninverting with respect to the data inputs. Expansion is accomplished easily in both word width and word depth.

The SN74ACT7882 has normal input-bus to output-bus asynchronous operation. The special enable circuitry adds the ability to synchronize independent reads and writes to their respective system clocks.

The SN74ACT7882 is characterized for operation from 0°C to 70°C.

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
 Pin numbers shown are for the FN package.


SN74ACT7882

2048 × 18

CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS445C – JUNE 1994 – REVISED APRIL 1998

functional block diagram



Terminal Functions†

TERMINAL NAME	TERMINAL NO.	I/O	DESCRIPTION
AF/AE	33	O	<p>Almost-full/almost-empty flag. The AF/AE boundary is defined by the AF/AE offset value (X). This value can be programmed during reset or the default value of 256 can be used. AF/AE is high when the number of words in memory is less than or equal to X. AF/AE also is high when the number of words in memory is greater than or equal to (2048 – X).</p> <p>Programming the AF/AE offset value (X) is accomplished during a reset cycle. The AF/AE offset value (X) is either user-defined or the default value of X = 256. The procedure to program AF/AE is as follows:</p> <p>User-defined X</p> <p>Step 1: Take <u>DAF</u> from high to low. The high-to-low transition of <u>DAF</u> input stores the binary value on the data inputs as X. The following bits are used, listed from most significant bit to least significant bit D9–D0.</p> <p>Step 2: If <u>RESET</u> is not already low, take <u>RESET</u> low.</p> <p>Step 3: With <u>DAF</u> held low, take <u>RESET</u> high. This defines the AF/AE using X.</p> <p>NOTE: To retain the current (X) offset, keep <u>DAF</u> low during subsequent reset cycles.</p> <p>Default X</p> <p>To redefine AF/AE using the default value of X = 256, hold <u>DAF</u> high during the reset cycle.</p>
<u>DAF</u>	27	I	Define almost-full. The high-to-low transition of <u>DAF</u> stores the binary value of data inputs as the AF/AE offset value (X). With <u>DAF</u> held low, a <u>RESET</u> cycle defines the AF/AE flag using X.
D0–D17	26–19, 17, 15–7	I	Data inputs for 18-bit-wide data to be stored in the memory. A high-to-low transition on <u>DAF</u> captures data for the almost-empty/almost-full offset (X) from D9–D0.
HF	36	O	Half-full flag. HF is high when the FIFO contains 1024 or more words and is low when the number of words in memory is less than half the depth of the FIFO.
IR	35	O	Input-ready flag. IR is high when the FIFO is not full and low when the device is full. During reset, IR is driven low on the rising edge of the second WRTCLK pulse. IR then is driven high on the rising edge of the second WRTCLK pulse after <u>RESET</u> goes high. After the FIFO is filled and IR is driven low, IR is driven high on the second WRTCLK pulse after the first valid read.
OE	2	I	Output enable. The Q0–Q17 outputs are in the high-impedance state when OE is low. OE must be high before the rising edge of RDCLK to read a word from memory.
OR	66	O	Output-ready flag. OR is high when the FIFO is not empty and low when it is empty. During reset, OR is set low on the rising edge of the third RDCLK pulse. OR is set high on the rising edge of the third RDCLK pulse to occur after the first word is written into the FIFO. OR is set low on the rising edge of the first RDCLK pulse after the last word is read.
Q0–Q17	38–39, 41–42, 44, 46–47, 49–50, 52–53, 55–56, 58–59, 61, 63–64	O	Data out. The first data word to be loaded into the FIFO is moved to Q0–Q17 on the rising edge of the third RDCLK pulse to occur after the first valid write. RDEN1 and RDEN2 do not affect this operation. Following data is unloaded on the rising edge of RDCLK when RDEN1, RDEN2, OE, and OR are high.
RDCLK	5	I	Read clock. Data is read out of memory on the low-to-high transition at RDCLK if OR, OE, and RDEN1 and RDEN2 are high. RDCLK is a free-running clock and functions as the synchronizing clock for all data transfers out of the FIFO. OR also is driven synchronously with respect to RDCLK.
RDEN1 RDEN2	4 3	I	Read enable. RDEN1 and RDEN2 must be high before a rising edge on RDCLK to read a word out of memory. RDEN1 and RDEN2 are not used to read the first word stored in memory.
<u>RESET</u>	1	I	Reset. A reset is accomplished by taking <u>RESET</u> low and generating a minimum of four RDCLK and WRTCLK cycles. This ensures that the internal read and write pointers are reset and that OR, HF, and IR are low, and AF/AE is high. The FIFO must be reset upon power up. With <u>DAF</u> at a low level, a low pulse on <u>RESET</u> defines AF/AE using the AF/AE offset value (X), where X is the value previously stored. DAF held high during a <u>RESET</u> cycle defines the AF/AE flag using the default value of X = 256.
WRTCLK	29	I	Write clock. Data is written into memory on a low-to-high transition of WRTCLK if IR, WRTEN1, and WRTEN2 are high. WRTCLK is a free-running clock and functions as the synchronizing clock for all data transfers into the FIFO. IR also is driven synchronously with respect to WRTCLK.
WRTEN1 WRTEN2	30 31	I	Write enable. WRTEN1 and WRTEN2 must be high before a rising edge on WRTCLK for a word to be written into memory. WRTEN1 and WRTEN2 do not affect the storage of the AF/AE offset value (X).


† Terminals listed are for the FN package.

SN74ACT7882

2048 × 18

CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS445C – JUNE 1994 – REVISED APRIL 1998



† X is the binary value on D9–D0.

Figure 1. Reset Cycle: Define AF/AE Using a Programmed Value of X




Figure 2. Reset Cycle: Define AF/AE Using the Default Value


SN74ACT7882

2048 × 18

CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS445C – JUNE 1994 – REVISED APRIL 1998

RESET




DATA-WORD NUMBERS FOR FLAG TRANSITIONS

TRANSITION WORD		
A	B	C
W1025	W(2049 – X)	W20495

Figure 3. Write

RESET



DATA-WORD NUMBERS FOR FLAG TRANSITIONS

TRANSITION WORD					
A	B	C	D	E	F
W1025	W1030	W(2048 – X)	W(2049 – X)	W2048	W2049

Figure 4. Read

SN74ACT7882

2048 × 18

CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS445C – JUNE 1994 – REVISED APRIL 1998

absolute maximum ratings over operating free-air temperature range†

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions

		MIN	MAX	UNIT
V _{CC}	Supply voltage	4.5	5.5	V
V _{IH}	High-level input voltage	2		V
V _{IL}	Low-level input voltage		0.8	V
I _{OH}	High-level output current		-8	mA
I _{OL}	Low-level output current		16	mA
T _A	Operating free-air temperature	0	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
V_{OH}	$V_{CC} = 4.5\text{ V}$, $I_{OH} = -8\text{ mA}$	2.4			V
V_{OL}	$V_{CC} = 4.5\text{ V}$, $I_{OL} = 16\text{ mA}$			0.5	V
I_I	$V_{CC} = 5.5\text{ V}$, $V_I = V_{CC}$ or 0			± 5	μA
I_{OZ}	$V_{CC} = 5.5\text{ V}$, $V_O = V_{CC}$ or 0			± 5	μA
$I_{CC}^{\$}$	$V_I = V_{CC} - 0.2\text{ V}$ or 0			400	μA
	One input at 3.4 V, Other inputs at V_{CC} or GND			1	mA
C_I	$V_I = 0$, $f = 1\text{ MHz}$		4		pF
C_O	$V_O = 0$, $f = 1\text{ MHz}$		8		pF

† All typical values are at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$.

§ I_{CC} is tested with outputs open.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 5)

			'ACT7882-15		'ACT7882-20		'ACT7882-30		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency			67		50		33.4	MHz
t_w	Pulse duration	WRTCLK high	5		7		8.5		ns
		WRTCLK low	6		7		11		
		RDCLK high	5		7		8.5		
		RDCLK low	6		7		11		
		DAF high (default AF/AE value)	7		8		10		
t_{su}	Setup time	Data in (D0–D17) before WRTCLK↑	5		5		5		ns
		WRDEN1, WRDEN2 high before WRTCLK↑	4		5		5		
		OE, RDEN1, RDEN2 high before RDCLK↑	4		5		5		
		Reset: RESET low before first WRTCLK↑ and RDCLK↑	5		6		7		
		Define AF/AE: D0–D9 before <u>DAF</u> ↓	5		5		5		
		Define AF/AE: <u>DAF</u> ↓ before <u>RESET</u> ↑	4		6		7		
		Define AF/AE (default): <u>DAF</u> high before <u>RESET</u> ↑	4		5		5		
t_h	Hold time	Data in (D0–D17) after WRTCLK↑	0		0		0		ns
		WRDEN1, WRDEN2 high after WRTCLK↑	0		0		0		
		OE, RDEN1, RDEN2 high after RDCLK↑	0		0		1		
		Reset: RESET low after fourth WRTCLK↑ and RDCLK↑	0		0		0		
		Define AF/AE: D0–D9 after <u>DAF</u> ↓	0		0		0		
		Define AF/AE: <u>DAF</u> low after <u>RESET</u> ↑	0		0		0		
		Define AF/AE (default): <u>DAF</u> high after <u>RESET</u> ↑	0		0		0		

† To permit the clock pulse to be utilized for reset purposes

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 5)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	'ACT7882-15		'ACT7882-20		'ACT7882-30		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f_{max}	WRTCLK or RDCLK		67		50		33.4		MHz
t_{pd}	RDCLK↑	Any Q	3	12	3	13	3	18	ns
t_{pd}^{\ddagger}	RDCLK↑	Any Q							ns
	WRTCLK↑	IR	2	8	2	9.5	2	12	
	RDCLK↑	OR	2	8	2	9.5	2	12	
	WRTCLK↑	AF/AE	6	17	6	19	6	22	
	RDCLK↑		6	17	6	19	6	22	
t_{PLH}	WRTCLK↑	HF	6	14	6	17	6	21	ns
t_{PHL}	RDCLK↑	HF	6	14	6	17	6	21	ns
t_{PLH}	<u>RESET</u> ↓	AF/AE	3	12	3	17	3	21	ns
t_{PHL}	<u>RESET</u> ↓	HF	3	14	3	19	3	23	ns
t_{en}	OE	Any Q	2	9	2	11	2	11	ns
t_{dis}	OE	Any Q	2	10	2	14	2	14	ns

‡ This parameter is measured with $C_L = 30$ pF (see Figure 6).





operating characteristics, $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per 1K bits	$C_L = 50$ pF, $f = 5$ MHz	65	pF

PARAMETER MEASUREMENT INFORMATION



PARAMETER	S1
t_{en}	t_{PZH} Open
	t_{PZL} Closed
t_{dis}	t_{PHZ} Open
	t_{PLZ} Closed
t_{pd}	t_{PLH} Open
	t_{PHL} Open



NOTE A: C_L includes probe and jig capacitance.

Figure 5. Load Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS




Figure 6




Figure 7

APPLICATION INFORMATION

expanding the SN74ACT7882

The SN74ACT7882 is expandable in both word width and word depth. Word-depth expansion is accomplished by connecting the devices in series such that data flows through each device in the chain. Figure 8 shows two SN74ACT7882 devices configured for depth expansion. The common clock between the devices can be tied to either the write clock (WRTCLK) of the first device or the read clock (RDCLK) of the last device. The output-ready (OR) flag of the previous device and the input-ready (IR) flag of the next device maintain data flow to the last device in the chain whenever space is available.

Figure 9 is an example of two SN74ACT7882 devices in word-width expansion. Width expansion is accomplished by simply connecting all common control signals between the devices and creating composite IR and OR signals. The almost-full/almost-empty (AF/AE) flag and half-full (HF) flag can be sampled from any one device. Depth expansion and width expansion can be used together.




Figure 8. Word-Depth Expansion: 4096 × 18 Bits




Figure 9. Word-Width Expansion: 2048 × 36 Bits

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com