


TOSHIBA**T7932**

TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

T 7 9 3 2**COLUMN DRIVER LSI FOR A DOT MATRIX GRAPHIC LCD**

The T7932 is a column (segment) driver for a small- or medium-scale dot matrix graphic LCD. The T7932 realizes a low power LCD system using the CMOS Si-Gate process. The T7932 stores 4-bit/8-bit display data transferred from a microprocessor. The built-in display RAM image corresponds to the LCD screen and the data is converted to an LCD drive signal. The T7932 can be combined with a T7933 to construct an LCD system. An MPU can drive the T7932 directly.



Weight: 1.5g (typ.)

FEATURES

- Dot matrix graphic LCD column driver with display RAM.
- Interface : with 80-series MPU and 68-series MPU (4-bit/8-bit)
- Selectable column output pin arrangement
(Optional mode : odd/even separate mode)
- Relation of RAM data ↔ Display
 - ① RAM bit data 1...ON
 - ② RAM bit data 0...OFF

- Display RAM capacity : $50 \times 8 \times 4 = 1600$ bits
- LCD drive output : 50
- Duty : Can be controlled by external input signal.
- Various functions

Display Data Read/Write, Display ON/OFF, Set Address, Set Display Start Page, Read Status, Set Up/Down mode

- Low power consumption
- Logic power supply : $5V \pm 10\%$
- 80-pin flat plastic package

961001EBA2

● TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.


● The products described in this document are subject to foreign exchange and foreign trade control laws.

● The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

● The information contained herein is subject to change without notice.




BLOCK DIAGRAM




PIN ASSIGNMENT

(MS = H)



PIN ASSIGNMENT

(MS = L)



PIN FUNCTIONS

PIN NAME	I/O	FUNCTIONS					LEVEL	
SEG1 to SEG50	Output	LCD drive signal outputs					V _{DD} to V _{LC5}	
CS1 to CS3	Input	Chip select	CS1	CS2	CS3	STATE	V _{DD} to V _{SS}	
			L	L	L	disable		
			L	L	H	disable		
			L	H	L	disable		
			L	H	H	READ / WRITE enable		
			H	L	L	WRITE enable only		
			H	L	H	WRITE enable only		
			H	H	L	WRITE enable only		
H	H	H	READ / WRITE enable					
E (WR)	Input	① E (68-series MPU) - R / W = L write data : Data of DB0 to DB7 latch to the input register at the falling edge of E. - R / W = H read data : Data of DB0 to DB7 output to MPU when E = H ② WR (80-series MPU) - Write operation : Data of DB0 to DB7 latch to the input register at the rising edge of WR.					V _{DD} to V _{SS}	
R / W (RD)	Input	① R / W (68-series MPU) - R / W = H : Data output to MPU when E = H and CS2, CS3 = H. - R / W = L : The input register can accept data when CS2, CS3 = H or CS1 = H. ② RD (80-series MPU) - RD = L : Data output to MPU when CS2, CS3 = H. - RD = H : The input register can accept data when CS2, CS3 = H or CS1 = H.					V _{DD} to V _{SS}	
D / I	Input	Select data / instruction D / I = H : Data DB0 to DB7 is display data. D / I = L : Data DB0 to DB7 is instruction data.					V _{DD} to V _{SS}	
DB0 to DB7	I / O	Data bus : bi-directional three-state bus.						V _{DD} to V _{SS}
		E (WR)	R / W (RD)	CS1	CS2	CS3	STATE OF DB0 TO DB7	
		H	H	*	H	H	Output	
		*	L	H	*	*	Input	
		*	L	*	H	H	High impedance	
		OTHERS					High impedance	
* : Don't Care (Note) 68-series MPU								

PIN NAME	I/O	FUNCTIONS	LEVEL
FR	Input	Frame signal	V_{DD} to V_{SS}
SC	Input	Shift Clock Pulse T7932 output column signal corresponds to display data synchronized to the rising edge of SC.	V_{DD} to V_{SS}
M	Input	Display synchronous signal M sets the 5-bit display line counter and synchronizes a row signal to the frame timing when M becomes high.	V_{DD} to V_{SS}
$\phi 1, \phi 2$	Input	2-phase clock signal for internal operation	V_{DD} to V_{SS}
80/ $\overline{68}$	Input	Select CPU type 80/ $\overline{68}$ = H : 80-series MPU 80/ $\overline{68}$ = L : 68-series MPU	V_{DD} to V_{SS}
ϕ / NC	Input	80/ $\overline{68}$ = H : input terminal for ϕ or CLK signal. 80/ $\overline{68}$ = L : not connected	V_{DD} to V_{SS}
RST	Input	Reset signal RST = L sets display OFF, and sets mode to Y-address counter. Maintains this state until changed by another command.	V_{DD} to V_{SS}
BS	Input	Bus select BS = L : 8-bit interface (DB0 to DB7) BS = H : 4-bit interface (DB4 to DB7) first send upper 4 bits, then lower 4 bits.	V_{DD} to V_{SS}
MS	Input	Select pin assignment MS = L : Optional mode (odd/even output) MS = H : Normal output * See PIN ASSIGNMENT	V_{DD} to V_{SS}
V_{LC2}	Input	Power supply for LCD drive	—
V_{LC3}	Input	Power supply for LCD drive	
V_{LC5}	Input	Power supply for LCD drive	
V_{DD}	Input	Logic power supply (5.0V)	
V_{SS}	Input	Logic power supply (0V)	

FUNCTION OF EACH BLOCK

- Interface

The T7932 can interface to a 4-bit or 8-bit MPU.

- (1) 4-bit mode (BS = H)

The T7932 can transfer 8-bit data (4 bits×2) when BS = H. The T7932 uses the upper 4 bits (DB4 to DB7) for data transfer. The upper 4 bits are transferred first, then the lower 4 bits.

- (2) 8-bit mode (BS = L)

When BS is held at L, the T7932 uses DB0 to DB7 to data transfer.

- Input register

8-bit data from the MPU is latched to this register. The D/I signal distinguishes between instruction data and display data.

- Output register

8-bit data is read from the display RAM, latched to the output register, and the address is automatically incremented or decremented by 1. The MPU cannot read correct data on the first data reading, but reads the correct data on the second read operation.

- X-address register

This register stores a page address for display RAM reading or writing.

- Y-address counter

The Y-address counter has a 50-bit Up/Down counter. The T7932 increases or decreases the address with the display data read/write operation. The Up/Down mode and start address are determined by the instruction. RST = L sets Up mode for this counter.

- Z-address counter

The counter points to the row of display data which will be displayed next. The senior two bits hold the page numbers, and the lower three bits hold the number of the row within the page. Data output is synchronized to SC, the row driver signal, and this counter is incremented by 1 on the falling edge of SC.

- Y-decoder

The Y-decoder changes the order of the input or output data according to the MS signal. This is to allow for the alternative pin assignment that is available for the LSI. When MS = H, the regular pin assignment is used in which pins SEG1 to SEG50 are adjacent to one another. When MS = L, the even and odd-numbered pins are divided into separate blocks.

See the sections DISPLAY DATA RAM and PIN ASSIGNMENT.

● Display ON / OFF flip-flop

This flip-flop is set to the display ON / OFF state by the instruction. In the OFF state, outputs from the display RAM are set to 0 (display is all OFF). In the ON state, the T7932 outputs the display data held in the display RAM. This command never changes the display data in the display RAM.

● Display page register

This register stores 2 bits of data which point to the display start page. The “M” signal sets the contents of this register to the value in the upper 2 bits of the Z-address counter.

● Up / Down flip-flop

This flip-flop determines the count mode of the Y-address counter. In Up mode, the Y-address counter is increased by 1. If the Y-address = 49, the address becomes 0 after the operation. In Down mode, the Y-address counter is decreased by 1.

● Busy flag

During the execution of an instruction, the T7932 sets the Busy flag (except for when it executes the Status Read instruction). The MPU can poll the Busy flag when the MPU performs a Read Status operation. While the T7932’s Busy flag is set, the T7932 cannot accept any instructions other than Status Read. Hence the MPU must perform a Read Status before sending the next instruction.

* Busy state time (T) is always shown as follows :

$1 / F \leq T \leq 2 / F$ [s]

F : $\phi 1, \phi 2$ frequency
(T7933 oscillation frequency $\times 1 / 2$)

● Latch

The T7932 latches the data from the display RAM at the rising edge of SC.

● LCD drive circuit

The T7932 has 50 column drivers. The display data in the latch circuit and the FR signal select one of four levels of LCD drive voltage.

DISPLAY CONTROL INSTRUCTIONS

(1) Set X, Y-address

R / W	D / I	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
0	0	0	0	0 to 49 (binary) (Address)						Page 0
0	0	0	1							Page 1
0	0	1	0							Page 2
0	0	1	1							Page 3

Y-Address
0, 2, ..., 3, 1 (MS = L)
0, 1, ..., 48, 49 (MS = H)

00	Page 0
01	Page 1
10	Page 2
11	Page 3

Display Data RAM

(2) Set Up /Down

R / W	D / I	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
0	0	0	0	1	1	1	0	1	1	Up mode
0	0	0	0	1	1	1	0	1	0	Down mode

This instruction selects the Up /Down mode for the Y-Address counter.


(3) Display Start Page

R / W	D / I	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
0	0	0	0	1	1	1	1	1	0	Start page 0 : See Fig. 3-a
0	0	0	1	1	1	1	1	1	0	Start page 1 : See Fig. 3-b
0	0	1	0	1	1	1	1	1	0	Start page 2 : See Fig. 3-c
0	0	1	1	1	1	1	1	1	0	Start page 3 : See Fig. 3-d


This instruction specifies the RAM page whose data will be displayed at the top of the LCD screen. Data is displayed starting form the first line of the indicated page up to the end line at the duty factor specified by the T7933.

The relation between RAM page and display position is as follows:


(3-a) When start page = page 0




(3-b) When start page = page 1



(3-c) When start page = page 2



(3-d) When start page = page 3



(4) Display ON / OFF

R / W	D / I	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
0	0	0	0	1	1	1	0	0	1	Display ON
0	0	0	0	1	1	1	0	0	0	Display OFF


This instruction controls the display ON / OFF setting. This instruction does not change the contents of the display RAM.

(5) Read / Write Display Data

R / W	D / I	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
1	1									Read : MPU←T7932
0	1	(Display Data)								Write : MPU→T7932


This instruction sends data to or receives data from the display RAM address which is pointed to. However, the MPU cannot read the correct data on the first reading. (Refer to Output Register in the Section FUNCTION OF EACH BLOCK.)

(6) Status Read




EXAMPLE OF TIMING

- 4-bit mode, 68-series MPU interface ($80/\overline{68} = L$)




The Busy flag is set on the falling edge of the second E signal.
In this mode, it is not necessary to check the Busy flag between sending the upper data nybble and sending the lower data nybble.


● 4-bit mode, 80-series MPU interface ($80/\overline{68} = H$)




● 8-bit mode, 68-series MPU ($80/\overline{68} = L$)




- 8-bit mode, 80-series MPU (80 / $\overline{68}$ = H)



DISPLAY DATA RAM



(MS = H)



(MS = L)


ALTERNATIVE PIN ASSIGNMENT MODE

This mode allows selection of the pin assignment.
In order to facilitate wiring, two alternative pin assignment layouts are available.
If MS=H, the standard assignment is selected. If MS=L, the odd and even output pins are divided into separate blocks.
See the PIN ASSIGNMENT sections.


INTERFACE TO MPU

In each case, the address assigned to the T7932 is shown as follows.

- Example of connection to MC6800




- Example of connection to MC6809



MC6800 and MC6809 is a registered trademark of Motorola Semiconductor Products Inc.

- Example of connection to Z80



Z80 is a registered trademark of Zilog Inc.

ABSOLUTE MAXIMUM RATINGS (Ta = 25°C)

ITEM	SYMBOL	RATING	UNIT
Supply Voltage (1)	V _{DD} (Note 1)	− 0.3 to 7.0	V
Supply Voltage (2)	V _{LC2} , V _{LC3} , V _{LC5} (Note 1, 2)	V _{DD} − 13.5 to V _{DD} + 0.3	V
Input Voltage	V _{IN} (Note 1)	− 0.3 to V _{DD} + 0.3	V
Operating Temperature	T _{opr}	− 20 to 75	°C
Storage Temperature	T _{stg}	− 55 to 125	°C

(Note 1) Referenced to V_{SS} = 0V

(Note 2) Ensure that the following condition is always maintained.

$$V_{DD} \geq V_{LC2} \geq V_{LC3} \geq V_{LC5}$$

ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS

TEST CONDITIONS (Unless otherwise noted, V_{SS} = 0V, V_{DD} = 5.0V ± 10%, V_{LC5} = 0V, Ta = − 20 to 75°C)

ITEM		SYMBOL	TEST CIR- CUIT	TEST CONDITIONS	MIN	TYP.	MAX	UNIT	PIN NAME
Operating Voltage (1)		—	—	—	4.5	5.0	5.5	V	V _{DD}
Operating Voltage (2)		—	—	—	V _{DD} − 11	—	V _{DD} − 3.0	V	V _{LC5}
Input Voltage	H Level	V _{IH}	—	—	V _{DD} − 1.0	—	V _{DD}	V	M, FR, SC, BS, 80/68, MS, φ1, φ2
	L Level	V _{IL}	—	—	0	—	1.0	V	
Input Voltage	H Level	V _{IH}	—	—	2.2	—	V _{DD}	V	CS1 to CS3, E, R/W, D/I, DB0 to DB7, RST
	L Level	V _{IL}	—	—	0	—	0.8	V	
Output Voltage	H Level	V _{OH}	—	—	V _{DD} − 0.4	—	V _{DD}	V	DB0 to DB7
	L Level	V _{OL}	—	—	0	—	0.4	V	
Output Voltage	H Level	V _{OH}	—	—	V _{DD} − 0.3	—	V _{DD}	V	SEG1 to SEG50
	M Level	V _{OM}	—	V _{LC2} = V ₂	V ₂ − 0.3	—	V ₂ + 0.3	V	
				V _{LC3} = V ₃	V ₃ − 0.3	—	V ₃ + 0.3	V	
	L Level	V _{OL}	—	—	V ₅	—	V ₅ + 0.3	V	

ITEM		SYMBOL	TEST CIR-CUIT	TEST CONDITIONS	MIN	TYP.	MAX	UNIT	PIN NAME
Output Resistance	H Level	ROH	—	$V_{OUT} = V_{DD} - 0.5V$	—	—	1.5	$k\Omega$	DB0 to DB7
	L Level	ROL	—	$V_{OUT} = 0.5V$	—	—	0.2	$k\Omega$	
Output Resistance	H Level	ROH	—	$V_{OUT} = V_{DD} - 0.5V$	—	—	5.0	$k\Omega$	SEG1 to SEG50
	M Level	ROM	—	$V_{LC2} = V_2,$ $V_{OUT} = V_2 \pm 0.5V$	—	—	5.0	$k\Omega$	
			—	$V_{LC3} = V_3,$ $V_{OUT} = V_3 \pm 0.5V$	—	—	5.0	$k\Omega$	
	L Level	ROL	—	$V_{LC5} = V_5,$ $V_{OUT} = V_5 + 0.5V$	—	—	5.0	$k\Omega$	
Operating Frequency		f_{osc}	—	$T_a = -10 \text{ to } 70^\circ\text{C}$	25	—	300	kHz	$\phi 1, \phi 2$
Current Consumption (Note 1)		I_{SS}	—	$V_{DD} = 5.0V$ $V_{LC5} = 0V$ $V_{LC3} = V_3$ $V_{LC2} = V_2$ $f_{FR} = 35\text{Hz}$ $f_{cp} = 215\text{kHz}$ SEG1 to SEG50 : no load (Note 3)	—	—	200	μA	V_{SS}
Current Consumption (Note 2)		I_{SS}	—	$V_{DD} = 5.0V$ $V_{LC5} = 0V$ $V_{LC3} = V_3$ $V_{LC2} = V_2$ $f_{FR} = 35\text{Hz}$ $f_{cp} = 215\text{kHz}$ SEG1 to SEG50 : no load (Note 3)	—	—	20	μA	V_{SS}

(Note 1) Current consumption while the internal data receiver is operating.

(Note 2) Current consumption while the internal data receiver is sleeping.


(Note 3) $V_3 = V_{DD} - \frac{3}{5} (V_{DD} - V_{LC5})$

$V_2 = V_{DD} - \frac{2}{5} (V_{DD} - V_{LC5})$

Data Level : H = 5.0V, L = 0V

AC CHARACTERISTICS


- 80-series MPU




TEST CONITIONS ($V_{SS}=0V$, $V_{DD}=5V \pm 10\%$, $T_a = -20$ to $75^\circ C$)

ITEM	SYMBOL	MIN	MAX	UNIT
ϕ Cycle Time	$t_{cycE\phi}$	250	—	ns
ϕ Pulse Width H, L	$PW\phi H, PW\phi L$	110	—	ns
ϕ Pulse Rise / Fall Time	t_r, t_f	—	30	ns
$\overline{RD}$ Hold Time	t_{RDH}	0	100	ns
$\overline{WR}$ Hold Time	t_{WRH}	0	100	ns
$\overline{WR}$ Pulse Width L	P_{WWRL}	300	—	ns
Write mode Address Set-up Time	t_{ASW}	0	—	ns
Read mode Address Set-up Time	t_{ASR}	0	—	ns
Address Hold Time	t_{AH}	10	—	ns
Data Set-up Time	t_{DSW}	100	—	ns
Data Delay Time	t_{DDR}	—	200	ns
Write Mode Data Hold Time	t_{DHW}	10	—	ns
Read Mode Data Hold Time	t_{DHR}	20	—	ns

Test Load




● 68-series MPU



TEST CONDITIONS ($V_{SS} = 0V$, $V_{DD} = 5V \pm 10\%$, $T_a = -20$ to $75^{\circ}C$)


ITEM	SYMBOL	MIN	MAX	UNIT
E Cycle Time	t_{cycE}	500	—	ns
E Pulse Width H	PWEH	220	—	ns
E Pulse Width L	PWEL	220	—	ns
E Pulse Rise Time	t_r	—	20	ns
E Pulse Fall Time	t_f	—	20	ns
Address Set-up Time	t_{AS}	40	—	ns
Address Hold Time	t_{AH}	10	—	ns
Data Set-up Time	t_{DSW}	60	—	ns
Data Delay Time	t_{DDR}	—	140	ns
Write Mode Data Hold Time	t_{DHW}	10	—	ns
Read Mode Data Hold Time	t_{DHR}	20	—	ns

Test Load



OUTLINE DRAWING
QFP80-P-1420-0.80A

Unit : mm



Weight : 1.5g (Typ.)