TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC


# T7934

# DOT MATRIX LCD CONTROLLER AND DRIVER LSI

The T7934 is a dot matrix LCD controller that realizes low power and high speed using CMOS silicon gate technology. The T7934 can display alphanumerics, kana and symbols, corresponding to the data received from a 4/8-bit MPU. The T7934 has all the functions necessary to drive a dot matrix LCD.

Hence, the T7934 can constitute a minimal LCD drive and control system.

The T7934 can generate up to 80 characters using an expansion driver (T6A41, T6A92).



Weight: 1.5g (typ.)

#### **FEATURES**

Built-in controller for character-type LCD (character fonts :  $5 \times 7$ ,  $5 \times 10$ )

Direct interface with 4/8-bit MPU

 Bus interface timing : 2 MHz max

Display data RAM : 80 x 8 bits (80 characters max)

Character generator ROM: 12000 bits (5×10×240)

Character font ....... 5 x 10 dots x 240 characters

Character generator RAM: 64×8 bits

Character font ...... ① 5×8 dots : 8 characters

② 5×11 dots : 4 characters

- Both display data and character generator RAMs readable by MPU.
- Built-in LCD driver circuit

40-output column driver 16-output row driver

f.dzsc.com

1/38

TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

The products described in this document are subject to foreign exchange and foreign trade control laws.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.

• Duty factor selection (programmable)

1/8 duty :  $(5 \times 7 \text{ dots} + \text{cursor}) \times 1$  line 1/11 duty :  $(5 \times 10 \text{ dots} + \text{cursor}) \times 1$  line 1/16 duty :  $(5 \times 7 \text{ dots} + \text{cursor}) \times 2$  lines


Maximum number of characters displayed per line

NUMBER OF	EXPANSION DRIVER						
CHARACTERS	T6A41 (64-OUTPUT COLUMNS)	T6A92 (80-OUTPUT COLUMNS)					
8 characters x 1 line	_	_					
80 characters × 1 line	6 units	5 units					
8 characters x 2 lines	_	_					
40 characters × 2 lines	3 units	2 units					

- Built-in power-on reset circuit
- Numerous functions

Display clear, Cursor home, Display ON/OFF, Cursor ON/OFF, Display character blink, Display shift, Cursor shift

- Built-in clock generator (with external resistor or ceramic oscillator) (external clock operation possible)
- Power supply 5V ± 10%
- Low power consumption
- Built-in resistance ladder for driver (1k $\Omega \times 5$ )
- CMOS and Si-gate processes, 80-pin flat plastic package
- LSI mark




ROM CODE	COLUMN DRIVER	68 / 80	R.L.	
0000	T6A41	68	YES	
0100	T6A41	68	NO	
0200	T6A41	80	YES	
0300	T6A41	80	NO	


(Note) 68/80 ... MPU series

R.L. ..... Built-in resistance ladder

# **BLOCK DIAGRAM** (T7934 interior)



#### **PIN ASSIGNMENT**



# **PIN FUNCTIONS**

(1) T7934-0000 pin functions

SYMBOL	PIN	TYPE	NAME AND FUNCTION					
RS	36	Input	Register Select: Selects Data/Instruction register RS = 0 and R/W = 0: Instruction register is selected RS = 0 and R/W = 1: Busy flag and Address counter are selected RS = 1: Data register is selected					
R/W	37	Input	Read / Write: Selects Read / Write data bus state					
E	38	Input	Enable: Read/Write Enable					
DB0 to DB3	39 to 42	1/0	Data Bus: Three-state bi-directional data bus (lower 4 bits)  During 4-bit operation, these lines are not used					
DB4 to DB7	43 to 46	1/0	Data Bus : Three-state bi-directional data bus (higher 4 bits)					
LP	31		Latch Pulse: Latch pulse for expansion driver					
SCP	32	Output	Shift Clock Pulse: Shift clock pulse for expansion driver					
FR	<u> </u>							
D	35	Output	Data: Serial data output to the expansion driver 0: OFF 1: ON					
COM1 to COM16	47 to 62	Output	Common: Row signal output 1/8 duty operation: COM9 to COM16 are not selected 1/11 duty operation: COM12 to COM16 are not selected					
SEG1 to SEG40	1 to 22, 63 to 80	Output	Segment : Column signal output					
$V_{LC5}$	30	Input	Power supply for LCD					
V <sub>LC1</sub> to V <sub>LC4</sub>	26 to 29	Output	Power supply for LCD					
V <sub>DD</sub> , V <sub>SS</sub>	33, 23	Input	Power supply for T7934  V <sub>DD</sub> = 5.0V ± 10%  V <sub>SS</sub> = 0V					
OSC1, OSC2	24, 25	_	When using the internal clock oscillator, connect a resistor or ceramic oscillator between OSC1 and OSC2 When using an external clock, connect the clock to OSC1 and leave OSC2 open					

# (2) T7934-0100 pin functions

SYMBOL	PIN	TYPE	NAME AND FUNCTION					
RS	36	Input	Register Select: Selects Data/Instruction register  RS = 0 and R/W = 0: Instruction register is selected  RS = 0 and R/W = 1: Busy flag and Address counter are selected  RS = 1: Data register is selected					
R/W	37	Input	Read / Write: Selects Read / Write data bus state					
E	38	Input	Enable: Read/Write Enable					
DB0 to DB3	39 to 42 I/O 43 to 1/O		Data Bus: Three-state bi-directional data bus (lower 4 bits)  During 4-bit operation, these lines are not used					
DB4 to DB7	43 to 46	1/0	Data Bus : Three-state bi-directional data bus (higher 4 bits)					
LP	31	Output	Latch Pulse : Latch pulse for expansion driver					
SCP	32	Output	Shift Clock Pulse: Shift clock pulse for expansion driver					
FR	34	Output	Frame : Frame signal for expansion driver					
D	35	Output	Data: Serial data output to the expansion driver 0: OFF 1: ON					
COM1 to COM16	47 to 62	Output	Common: Row signal output  1/8 duty operation: COM9 to COM16 are not selected  1/11 duty operation: COM12 to COM16 are not selected					
SEG1 to SEG40	1 to 22, 63 to 80	Output	Segment : Column signal output					
$V_{LC5}$	30	Input	Power supply for LCD					
V <sub>LC1</sub> to V <sub>LC4</sub>	26 to 29	Input	Power supply for LCD					
V <sub>DD</sub> , V <sub>SS</sub>	33, 23	Input	Power supply for T7934 $V_{DD} = 5.0V \pm 10\%$ $V_{SS} = 0V$					
OSC1, OSC2	24, 25	_	When using the internal clock oscillator, connect a resistor or ceramic oscillator between OSC1 and OSC2 When using an external clock, connect the clock to OSC1 and leave OSC2 open					

# (3) T7934-0200 pin functions

SYMBOL	PIN	TYPE	NAME AND FUNCTION					
RS	36	Input	Register Select: Selects Data/Instruction register  RS = 0 and $\overline{WR}$ = 0: Instruction register is selected  RS = 0 and $\overline{WR}$ = 1: Busy flag and address counter are selected  RS = 1: Data register is selected					
WR	37	Input	Write: Selects Read/Write data bus state					
<u>CS</u>	38	Input	Chip Select : Read/Write Enable					
DB0 to DB3	39 to 42	1/0	Data Bus: Three-state bi-directional data bus (lower 4 bits)  During 4-bit operation, these lines are not used					
DB4 to DB7	43 to 46	1/0	Data Bus : Three-state bi-directional data bus (higher 4 bits)					
LP	31	Output	Latch Pulse : Latch pulse for expansion driver					
SCP	32	Output	Shift Clock Pulse: Shift clock pulse for expansion driver					
FR	34	Output	Frame : Frame signal for expansion driver					
D	35	Output	Data: Serial data output to the expansion driver  0: OFF  1: ON					
COM1 to COM16	47 to 62	Output	Common: Row signal output  1/8 duty operation: COM9 to COM16 are not selected  1/11 duty operation: COM12 to COM16 are not selected					
SEG1 to SEG40	1 to 22, 63 to 80	Output	Segment : Column signal output					
V <sub>LC5</sub>	30	Input	Power supply for LCD					
V <sub>LC1</sub> to V <sub>LC4</sub>	26 to 29	Output	Power supply for LCD					
V <sub>DD</sub> , V <sub>SS</sub>	33, 23	Input	Power supply for T7934 $V_{DD} = 5.0V \pm 10\%$ $V_{SS} = 0V$					
OSC1, OSC2	24, 25	_	When using the internal clock oscillator, connect a resistor or ceramic oscillator between OSC1 and OSC2 When using an external clock, connect the clock to OSC1 and leave OSC2 open					

# (4) T7934-0300 pin functions

SYMBOL	PIN	TYPE	NAME AND FUNCTION					
RS	36	Input	Register Select: Selects Data/Instruction register  RS = 0 and $\overline{WR}$ = 0: Instruction register is selected  RS = 0 and $\overline{WR}$ = 1: Busy flag and address counter are selected  RS = 1: Data register is selected					
WR	37	Input	Write: Selects Read/Write data bus state					
<u>CS</u>	38	Input	Chip Select : Read/Write Enable					
DB0 to DB3	39 to 42	1/0	Data Bus: Three-state bi-directional data bus (lower 4 bits)  During 4-bit operation, these lines are not used					
DB4 to DB7	43 to 46	1/0	Data Bus : Three-state bi-directional data bus (higher 4 bits)					
LP	31	Output	Latch Pulse: Latch pulse for expansion driver					
SCP	32	Output	Shift Clock Pulse : Shift clock pulse for expansion driver					
FR	34 Output Frame : Frame signal for expansion driver							
D	35	Output	Data: Serial data output to the expansion driver  0: OFF  1: ON					
COM1 to COM16	47 to 62	Output	Common: Row signal output 1/8 duty operation: COM9 to COM16 are not selected 1/11 duty operation: COM12 to COM16 are not selected					
SEG1 to SEG40	1 to 22, 63 to 80	Output	Segment : Column signal output					
$V_{LC5}$	30	Input	Power supply for LCD					
V <sub>LC1</sub> to V <sub>LC4</sub>	26 to 29	Input	Power supply for LCD					
V <sub>DD</sub> , V <sub>SS</sub>	33, 23	Input	Power supply for T7934 $V_{DD} = 5.0V \pm 10\%$ $V_{SS} = 0V$					
OSC1, OSC2	24, 25	_	When using the internal clock oscillator, connect a resistor or ceramic oscillator between OSC1 and OSC2 When using an external clock, connect the clock to OSC1 and leave OSC2 open					

#### **FUNCTION OF EACH BLOCK**

#### Register

The T7934 has two 8-bit registers. One is an Instruction Register (IR), and the other is a Data Register (DR).

The IR stores an instruction code, DD RAM address data or CG RAM address data. The IR is a write-only register for the MPU.

The DR temporarily stores data that is to be written into or read from the DD RAM or the CG RAM. In the Write sequence, the data in the DR is automatically sent to the DD RAM or the CG RAM. In the Read sequence, when the address data has been written into the IR, the data is automatically sent to the DR from the DD RAM or the CG RAM. Hence, the MPU can read the DD RAM or CG RAM data from the DR.

The address data is automatically incremented or decremented after a Read operation.

The relation between RS, R/W (WR) and the operation is as shown below.

RS	R/W (WR)	OPERATION
0	0	Write into IR
0	1	Read busy flag (DB7) and Address Counter (DB0 to DB6)
1	0	Write into DR
1	1	Read from DR

# Busy flag (BF)

When an instruction is executed, the T7934 sets the Busy flag. The MPU reads the status of the Busy flag using the Read Busy Flag instruction. When the Busy flag is set, the T7934 cannot accept any instructions from the MPU (other than Read Busy Flag). The MPU must check the setting of the Busy flag before sending each instruction.

# Address Counter (AC)

The T7934 has a 7-bit Address Counter. The Address Counter points to an address in DD RAM or CG RAM, or to the cursor position. The Set DD RAM Address or Set CG RAM Address instruction specifies which type of address Address Counter contains. The Address Counter is automatically incremented (or decremented) after the data has been written into or read from RAM. When RS = 0 and R/W ( $\overline{WR}$ ) = 1, the contents of the Address Counter is output on DB0 to DB6.

**TOSHIBA** 

• Display data RAM (DD RAM)

The display data RAM (DD RAM) stores the display data as 8-bit character codes. Its capacity is 80 characters × 8 bits. The relation between the DD RAM address and the display position is shown below.

A DD RAM address is expressed as shown below.

(Example) When DD RAM address = 4CH

(1) The relation between the DD RAM address and the display position in 1-Line Display mode (N = 0)

a) Using one T7934, the first 8 characters are displayed as shown below.


When a Display Shift operation is executed, the relation between the DD RAM address and the display position is as shown below.

b) When the T7934 is used with one T6A92, the first 24 characters are displayed as shown below.

_1		2	3	4	5	6	7	8	9	10		23	24
0	0	01	02	03	04	05	06	07	08	09		16	17
-	T7934 Display T6A92 Display												

When a Display Shift operation is executed, the relation between the DD RAM address and the display position is as shown below.

c) Each extra T6A92 allows 16 more characters to be displayed. A maximum of five T6A92s can be used, allowing display of up to 80 characters.



(2) The relation between the DD RAM address and the display position in 2-Line Display mode (N = 1)

(Note) The DD RAM address of the 2nd line is not the next address after the last address of the 1st line.

a) Using one T7934, the first 16 characters (8 characters × 2 lines) are displayed as shown below.

					_		7	_
1st line	00	01	02	03	04	05	06	07
2nd line	40	41	42	43	44	45	46	47

When a Display Shift operation is executed, the relation between the DD RAM address and the display position is as shown below.


Left shift display

1	2 3		2 3 4		6	7	8
01	02	03	04	05	06	07	80
41	42	43	44	45	46	47	48

Right shift display

1			4				
			02				
67	40	41	42	43	44	45	46

b) Using one T7934 with one T6A92, the first 48 characters (24 characters × 2 lines) are displayed as shown below.



When a Display Shift operation is executed, the relation between the DD RAM address and the display position is as shown below.


Left shift display

1	2	3	4	5	6	7	8	9	10	23	24
01	02	03	04	05	06	07	08	09	0A	 17	18
41	42	43	44	45	46	47	48	49	4A	 57	58

Right shift display

1	2	3	4	5	6	7	8	9	10	23	24
27	00	01	02	03	04	05	06	07	08	 15	16
67	40	41	42	43	44	45	46	47	48	 55	56

c) Each extra T6A92 allows 16 more character to be displayed. Two T6A92s can be used, allowing display of up to 40 characters × 2 lines.



• Character generator ROM (CG ROM)

The character generator ROM generates  $5 \times 10$ -dot character patterns (for 240 different characters) according to the 8-bit character codes in the DD RAM. In the  $5 \times 7$  Dots + Cursor Display mode, the character font uses the upper  $5 \times 7$  dots. The relation between character codes and character patterns is as shown overleaf.

THE RELATION BETWEEN CHARACTER CODES AND CHARACTER PATTERN (CG ROM TYPE 0000/0100/0200/0300)

CG ROM T	YPE UUUL	7/010	0/020	0/030	(0)								<del>,</del>			
HIGHER 4 BITS LOWER 4 BITS	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
XXXX0000	CGRAM (0)	HEREN HEREN HEREN										****		***	****	
XXXX0001	(1)	*****					****	- MW W	PRREE			***		*****	***	****
XXXX0010	(2)	*** ***	3 8						***		# # # # # # # # # # # # # # # # # # #	, , , , , , , , , , , , , , , , , , ,		.:: <sup>‡</sup>		
XXXX0011	(3)	**,		***				***	***				***		, """ "", "", "	<b>.</b>
XXXX0100	(4)	!	****	****		HARAK I					*,					
XXXX0101	(5)		.".	****	2 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4		****				11	****		***	****	
XXXX0110	(6)		:::	****		# # # # # # # # # # # # # # # # # # #	AND	ŧ.,.:	 	***	*****		***	*****	.**	*****
XXXX0111	(7)	•••		******			***		PERMIT	*****			****			
XXXX1000	(0)		1.	### ### ###				;;;;	,11,			***		.,		
XXXX1001	(1)				***	1	**		#### #### ############################		****				** ]	######################################
XXXX1010	(2)	*****			7 X X	*****	***	****	11211	****	*****	HANNE E	1 1	i	***	****
XXXX1011	(3)		***	***		7 7 7 8 8 8	<b>!</b> :.	•	*****			***	****		14:	# # # ####
XXXX1100	(4)						2 2 2 1 1 1	1 1 1	***	***		**	***	*****	HEX.	2022
XXXX1101	(5)	1,11		BREEF BREEF		神母 (2 ) (2 ) (3 ) (4 ) (5 ) (6 ) (7 ) (7 ) (7 ) (8 ) (9 ) (9 ) (9 ) (9 ) (9 ) (9 ) (9	l'i		****	****	472	****	***	ank .	1	EMERE
XXXX1110	(6)						2 7 2	****		***	R311		****			1
XXXX1111	(7)	""				****	i <u></u> i	****	2000		11.	**	*****	1 1	****	

T7934 - 14

# • Character generator RAM (CG RAM)

The T7934 can display user-defined original character using the character generator RAM.

 $(5 \times 7 \text{ dots} : 8\text{-type}, 5 \times 10 \text{ dots} : 4\text{-type})$ 

The relation between the character codes, the CG RAM address and character patterns is as shown below.

#### (1) For 5 x 7-dot character patterns

		AR <i>A</i> DD I					5					RAN			Cŀ			TEF				VS	
7	6	5	4	3	2	1	0		5	4	3	2	1	0	7	6	5	4	3	2	1	0	
												0	0	0	*	*	*	1	1	1	1	0	
												0	0	1		Ť		1	0	0	0	1	
												0	1	0				1	0	0	0	1	
lo	0	0	0	*	0	0	0		0	0	0	0	1	1				1	1	1	1	0	Character Pattern
I٢	U	U	U		U	U	U		"	U	U	1	0	0				1	0	0	0	1	Example (1)
												1	0	1				1	0	0	0	1	
ı												1	1	0		Į.		1	1	1	1	0	
												1	1	1	*	*	*	0	0	0	0	0	← Cursor Position
												0	0	0	*	*	*	ļΟ	1	1	1	1	
												i o	0	1		Î		1	0	0	0	0	
İ												0	1	0				1	0	0	0	0	
10	0	0	0	*	0	0	1		0	0	1	0	1	1				0	1	1	1	0	Character Pattern
I۲	U	U	U		U	U	'		١	U	'	1	0	0				0	0	0	0	1	Example (2)
												1	0	1				0	0	0	0	1	
												1	1	0		ļ		1	1	1	1	0	
												¦ 1	1	1	*	*	*	0	0	0	0	0	← Cursor Position
								1				0	0	0	*	*	*	1	1	1	1	1	
Ι.												0	0	1		1		0	0	1	0	0	
7			$\equiv$						느			-	_	$\geq$	<u></u>			_		$\geq$			
	0	0	0	*	1	1	1		1	1	1	0	1	1				0	0	1	0	0	
ľ	U	U	U		'	•	'			'	'	1	0	0				0	0	1	0	0	
												1	0	1				0	0	1	0	0	
												¦ 1	1	0		Ų.		0	0	1	0	0	
												1	1	1	*	*	*	0	0	0	0	0	* : Invalid

- (Note 1) Character code bit 0 to bit 2 correspond to CG RAM address bit 3 to bit 5.
- (Note 2) Bit 0 to bit 2 of the CG RAM address indicate the row within the character bit map. The 8th row (the bottom row) corresponds to the cursor position on the LCD display. Normally the 8th row should be blank (all 0s), otherwise the lowest line of the character will be obscured when used with the cursor.
- (Note 3) Character pattern line positions correspond to CG RAM data bit 0 to bit 4. CG RAM data bit 5 to bit 7 is not used for display; the data can be used for general
- (Note 4) If bit 4 to bit 7 are all 0, a CG RAM character is indicated. The value of bit 3 does not matter. Character codes 00H and 08H select the same character.
- (Note 5) 1 : ON, 0 : OFF

(2)	For	$5 \times 10$ -dot	character	patterns
-----	-----	--------------------	-----------	----------

CHARACTER CODES (DD RAM DATA)					RAN RES			Cŀ			TEF			ERN A)	IS	
7 6 5 4 3 2 1 0		5	4	3	2	1	0	7	6	5	4	3	2	1	0	
				0	0	0	0	*	*	*	0	0	0	1	0	
				0	0	0	1		1		0	0	0	0	0	
				0	0	1	0				0	0	1	1	0	
				0	0	1	1				0	0	0	1	0	Character Pattern
				0	1	0	0				0	0	0	1	0	Example
0 0 0 0 * 0 0 *		0	0	0	1	0	1				0	0	0	1	0	
				0	1	1	0				0	0	0	1	0	
				0	1	1	1				0	0	0	1	0	
				1	0	0	0				1	0	0	1	0	
				1	0	0	1		ļ		0	1	1	0	0	
<b> </b>	.			1	0	1	0	*	*	*	0	0	0	0	0	← Cursor Position
				1	0	1	1	*	*	*	i *	*	*	*	*	
				1	1	0	0		Ī		į		Î			
				1	1	0	1				į					
				1	1	1	0		ļ		<u> </u>		Į.			
				1	1	1	1	*	*	*	*	*	*	*	*	
				0	0	0	0	*	*	*	   					
				0	0	0	1				   					
				0	0	1	0				<u> </u>	_				
	<del>_</del>	=	_	_		_	$\equiv$	<u> </u>		_	<del></del>	_	$\equiv$	_	_	Ì
				¦ 1	0	0	0				i !					
0 0 0 0 * 1 1 *		1	1	1	0	0	1	١.			į					
<b> </b>				<u>¦ 1</u>	0	1	0	*	*	* <u>-</u>	i !					
				1	0	1	1	*	*	*	! * !	*	*	*	*	
				1	1	0	0		Ī		:		Ī			
				1	1	0	1				   					
				1	1	1	0		ļ		ļ .		ļ			4 1 11 1
				¦ 1	1	1	1	*	*	*	; * 	*	*	*	*	* : Invalid

(Note 1) Character code bit 1 and bit 2 correspond to CG RAM address bit 4 and bit 5.

(Note 2) Bit 0 to bit 3 of the CG RAM address indicate the row within the character bit map. The 11th row corresponds to the cursor position on the LCD display. Normally the 11th row should be blank (all 0s), otherwise the lowest line of the character will be obscured when used with the cursor. Lines 12 to 16 are not used for display data and can be used for general RAM data.

(Note 3) If bit 4 to bit 7 are all 0, a CG RAM character is indicated. The values of bits 0 and 3 do not matter. Character codes 00H, 01H, 08H and 09H all select the same character.


(Note 4) 1: ON, 0: OFF

# • Timing generation circuit

The timing generation circuit generates timing signals for operating internal circuits such as the DD RAM, CG ROM and CG RAM.

The circuit is designed so that access by the MPU does not disturb the display. When data is written to the DD RAM, only the portion of RAM being written to is affected.

This circuit also generates timing signals which operate the extension driver (e.g. the T6A92). The relation between the timing signals in 1-Line Display mode is as shown below.



(Note 1) SEG400 to SEG41 Data for the extension driver SEG40 to SEG1 Data for the T7934

(Note 2) In 2-Line Display mode, "SEG400 Data" changes to "SEG200 Data"


# • LCD drive circuit

The LCD drive circuit consists of 16 row drivers and 40 column drivers. When the character font type and the number of lines have been selected by the appropriate command, the valid row drivers automatically output drive waveforms, and the other row drivers output OFF waveforms. The T7934 0000 to 0300 all have the same type of column driver.

# • Cursor/blink display control circuit

This circuit generates the cursor or blink display. The cursor or blink is displayed in the digit which corresponds to the DD RAM address set in the Address Counter.

When the Address Counter is 05H, the cursor is displayed as shown below.



(Note) The cursor or blink is also displayed when the CG RAM address is set in the Address Counter. In this case, the cursor or blink is displayed regardless of the DD RAM address.

#### Internal reset circuit

When the power is on, the T7934 is automatically initialized by the internal reset circuit. The Busy flag (BF) remains at 1 (Busy state) until initialization ends. The following instructions are executed during initialization.

- (1) Display Clear
- (2) Set Function ...... DL = 1 : 8-bit data interface

N = 0: 1-line display

F = 0:  $5 \times 7$ -dot character font

(3) Set Entry Mode ..... I/D=1 : +1

S = 0: No shift

(4) Display ON/OFF Control ... D = 0 : Display OFF

C = 0 : Cursor OFF

B = 0 : Blink OFF

(Note) The MPU should execute commands (1) to (4), because the internal reset circuit may not move normally according to the power supply condition.

• Interfacing to the MPU

The T7934 has two methods of interfacing to the MPU. One is the 8-bit data interface and the other is the 4-bit data interface.

- (1) When using the 4-bit interface, the T7934 uses DB4 to DB7 as the interface, and does not use DB0 to DB3. The data from the MPU to the T7934 is sent as 2 sets of 4 bits. First the higher 4 bits are sent to the T7934, then the lower 4 bits are sent.
  The Busy flag and Address Counter data is also sent in 2 parts.
- (2) When the 8-bit interface is used, the T7934 uses DB0 to DB7 as the interface.

#### INSTRUCTION

The MPU can directly control two registers. One is the Instruction register (IR) and the other is the Data register (DR).

While the T7934 is executing an instruction, it cannot execute any other instructions (except for the Read Busy flag and Address instruction). The Busy flag is maintained at 1 (Busy state) until the instruction completes. Before the instruction is sent from the MPU to the T7934, the MPU must check that the busy flag is set to 0 (Not Busy state).

If the instruction is sent to the T7934 without a Busy check, the MPU must wait the execution time of the instruction before sending the next instruction to the T7934.

INSTRUC-					CO	DE						EXECUTION TIME
TION	RS	R/W (WR)	D7	D6	D5	D4	D3	D2	D1	D0	DESCRIPTION	(MAX) ( f <sub>osc</sub> = ) 250kHz )
Test	0	0	0	0	0	0	0	0	0	0	Do not use.	0μs
Clear Display	0	0	0	0	0	0	0	0	0	1	Clears the display and sets DD RAM address 0 in Address Counter	1.64ms
Return Home	0	0	0	0	0	0	0	0	1	*	Sets DD RAM address 0 in Address Counter and returns display to home position. The contents of the DD RAM do not change.	1.64ms
Set Entry Mode	0	0	0	0	0	0	0	1	I/D	S	Sets cursor shift direction and display shift. These operations are executed when data is written.	<b>40</b> μs
Display ON / OFF Control	0	0	0	0	0	0	1	D	С	В	Sets ON/OFF for all displays (D), cursor ON/OFF (C), cursor position blink (B).	<b>40</b> μs

INSTRUC-					COI	DE						EXECUTION TIME
TION	RS	R/W (WR)	D7	D6	D5	D4	D3	D2	D1	D0	DESCRIPTION	(MAX) ( f <sub>osc</sub> = ) 250kHz )
Cursor / Display Shift	0	0	0	0	0	1	s/c	R/L	*	*	Shifts cursor and display without changing DD RAM contents	<b>40</b> μs
Set Function	0	0	0	0	1	DL	N	F	*	*	Sets interface data length (DL), number of display lines (N), and character font (F)	<b>40</b> μs
Set CG RAM Address	0	0	0	1		CG	RAM	Add	lress		Sets CG RAM Address	<b>40</b> μs
Set DD RAM Address	0	0	1		D	D RA	AM A	ddre	ss		Sets DD RAM Address	<b>40</b> μs
Read Busy Flag and Address	0	1	BF		Α	ddre	ess Co	ounte	er		Reads Busy Flag (BF), and Address Counter contents	Oμs
Write Data to CG or DD RAM	1	0			٧	Vrite	Data	a			Writes data into DD RAM or CG RAM	<b>46</b> μs
Read Data from CG or DD RAM	1	1			F	Read	Data	à			Reads data from DD RAM or CG RAM	<b>46</b> μs
_	I/D S = 1 S/C S/C R/L	1 = 1 : 1 = 0 : 1 = 1 : 1 = 0 : 1 : 1 : 1 : 1 : 1 : 1 : 1 : 1	Decr Displ Displ Curso Shift Shift 4 bit 4 bit 2 lin 1 lin 5×1 Busy	emer lay Sl lay Sh or Sh t to t to t ts ts es	nt hift ( hift hift he R he L	ight eft	ction					

\*: Invalid

# • Clear Display

		R/W								
_	RS	(WR)	DB7							DB0
Instruction Code	0	0	0	0	0	0	0	0	0	1

When the T7934 executes this instruction, code 20H (code 20H must be the "Space code") is written to every address in the DD RAM. This command resets the DD RAM address in the Address Counter. The display is inhibited and the cursor or blink is moved to the left of the display. (In 2-Line Display mode, the cursor moves to the left of 1st line of the display.) The I/D of Entry mode is set to 0. The S of Entry mode does not change.

### • Return Home

		R/W									
_	RS	(WR)	DB7							DB0	_
Instruction Code	0	0	0	0	0	0	0	0	1	*	* : invalid

The DD RAM address in the Address Counter is reset by this instruction, and the display shift is cancelled (this is known as returning to the home position). The contents of the DD RAM do not change. The cursor or blink moves to the extreme left of the display. (In 2-Line Display mode, the cursor moves to the extreme left of the display.)

# • Set Entry Mode

I/D: The Address Counter is incremented (I/D=1) or decremented (I/D=0) after the data has been written to or read from DD RAM.

The same is true when date is written to or read from CG RAM.

S: If S = 1, the entire display is shifted left (I/D = 1) or right (I/D = 0) when data is written to the DD RAM. (The cursor position does not move)

If S = 0, the display is not shifted.

Display ON/OFF Control

		R/W								
_	RS	(WR)	DB7							DB0
Instruction Code	0	0	0	0	0	0	1	D	С	В

D: D=1, display is ON; D=0, display is OFF.

When D is reset, the contents of the DD RAM do not change. Therefore, the contents can be displayed as before by setting D.

C: C=1, cursor display is ON; C=0, cursor display is OFF.


 $5 \times 7$ -dot character font : cursor display uses 5 dots on the 8th line  $5 \times 10$ -dot character font : cursor display uses 5 dots on the 11th line

B: B = 1, character blink is ON (same position of cursor position); B = 0, character blink is OFF.

Cursor and blink can operate at same time.

Blink period : Font  $5 \times 7$ -dot,  $f_{osc} = 250 \text{kHz}$  $(1/250 \text{k}) \times 5 \times 80 \times 8 \times 32 = 409.6 \text{ (ms)}$ 

> Font  $5 \times 10$ -dot,  $f_{OSC} = 250$ kHz  $(1/250k) \times 5 \times 80 \times 11 \times 32 = 563.2$  (ms)



(1) Cursor display example

(2) Blink display example

# • Cursor Display Shift

		R/W									
_	RS	(WR)	DB7							DB0	_
Instruction Code	0	0	0	0	0	1	S/C	R/L	*	*	* : invalid

When this instruction is executed, the cursor or display is shifted to the right or left without display data being written or read.

In 2-Line Display mode, the cursor is shifted from the 40th digit of the 1st line to the 1st digit of the 2nd line.

S/C	R/L	FUNCTIONS	ADDRESS COUNTER (AC)
0	0	Shift the cursor to the left.	AC = AC - 1
0	1	Shift the cursor to the right.	AC = AC + 1
1	0	Shift the whole display to the left. The cursor follows the display shift direction.	AC = AC
1	1	Shift the whole display to the right. The cursor follows the display shift direction.	AC = AC

When S/C = 1, the contents of the Address Counter do not change.

# • Set Function

		R/W									
	RS	(WR)	DB7							DB0	
Instruction Code	0	0	0	0	1	DL	N	F	*	*	l

DL: DL = 1, 8-bit data interface (DB0 to DB7)

DL = 0, 4-bit data interface (DB4 to DB7)

N : N = 0, 1-Line Display mode

N = 1, 2-Line Display mode

 $F : F = 0, 5 \times 7$ -dot character font

F = 1,  $5 \times 10$ -dot character font

(Note) Execute this instruction first in a program before executing any other instructions (except for the Busy Flag/Address Read instruction).

After this instruction has been used once, it cannot be used again, except to change the DL bit setting.


N	F	No. OF DISPLAY LINES	CHARACTER FONT	DUTY	NOTE
0	0	1	5×7 dots	1/8	_
0	1	1	5×10 dots	1/11	_
1	*	2	5×7 dots	1 / 16	When $N = 1$ , the $5 \times 10$ dots character font cannot be selected.

### Set CG RAM Address

		R/W								
	RS	(WR)	DB7							DB0
Instruction Code	0	0	0	1	Α	Α	Α	Α	Α	Α
					MSB					LSB

This instruction writes CG RAM address data (e.g. AAAAAA (bin)) into Address Counter. The MPU can now read or write CG RAM data.

#### Set DD RAM Address



This instruction writes DD RAM address data (e.g. AAAAAAA (bin)) into Address Counter. The MPU can now read or write DD RAM data.


# • Read Busy Flag and Address

This instruction makes the T7934 output the Busy flag and the contents of the Address Counter. The Busy flag indicates whether the T7934 can receive an instruction or not. A Busy check must done before the next instruction is sent to the T7934.

The Address Counter indicates the CG or DD RAM address.

The preceding two instructions (Set CG RAM Address and Set DD RAM Address) determine whether the Address Counter is used to hold a CG RAM address or a DD RAM address.

• Write Data to CG or DD RAM



This instruction writes 8-bit data (e.g. DDDDDDDD (bin)) to CG RAM or DD RAM. The previous instruction (Set CG RAM Address or Set DD RAM Address) determines whether the data will be written to CG RAM or DD RAM. Before this instruction is executed, the Set CG RAM or DD RAM Address instruction must be executed.

After the data has been written, the address is automatically incremented by 1 or decremented by 1 according to the entry mode. The display mode is also determined by the entry mode.

Read Data from CG or DD RAM

This instruction reads 8-bit data (e.g. DDDDDDDD (bin)) from CG RAM or DD RAM. The previous instruction (Set CG RAM Address or Set DD RAM Address) determines whether the data will be read from CG RAM or DD RAM. Before this instruction is executed, the Set CG RAM or DD RAM Address instruction must be executed. If neither of these instructions is executed, the first data read will not yield valid data.

A Read Data from CG or DD RAM instruction just after a Write Data to CG or DD RAM instruction cannot read the RAM data pointed to by Address Counter.

To read the RAM data indicated by Address Counter, perform one of the following operations:


- ① Use Set CG RAM Address or Set DD RAM Address command.
- ② (For DD RAM only) perform a cursor shift. (Note)
- 3 Read RAM data once (to read invalid data) then read RAM data again.

(Note) A Cursor Shift instruction does the function which is the same as Set DD RAM Address instruction.


After the data has been read, the RAM address is automatically incremented by 1 or decremented by 1 according to the entry mode.

### **HOW TO USE THE T7934**

• Interface to 68-Series MPU



• Interface to 80-Series MPU



(Note) Z80 is a trademark of ZILOG Inc.

# • Interface to LCD

The T7934 can display a  $5 \times 7$ -dot or  $5 \times 10$ -dot character font plus a cursor, and can display up to two lines with  $5 \times 7$ -dot characters.

The relationship between the character font and the number of lines is as shown below.

NUMBER OF LINES	CHARACTER FONT	DUTY
1	5×7 dots + Cursor	1/8
1	5 x 10 dots + Cursor	1/11
2	5×7 dots + Cursor	1 / 16


# POWER SUPPLY FOR LCD DRIVE

• For the T7934-0100 or T7934-0300


Various voltage levels must be applied to the T7934's  $V_{LC1}$  to  $V_{LC5}$  pins to obtain the LCD drive waveforms. The voltage levels vary according to the duty factor. The following table shows the relation.

DUTY FACTOR	1/8, 1/11	1 / 16
POWER BIAS SUPPLY	<u>1</u>	<u>1</u> 5
$V_{LC1}$	V <sub>DD</sub> – 1 / 4V <sub>LCD</sub>	V <sub>DD</sub> – 1 / 5V <sub>LCD</sub>
$V_{LC2}$	V <sub>DD</sub> – 1 / 2V <sub>LCD</sub>	V <sub>DD</sub> - 2 / 5V <sub>LCD</sub>
$V_{LC3}$	V <sub>DD</sub> – 1 / 2V <sub>LCD</sub>	V <sub>DD</sub> – 3 / 5V <sub>LCD</sub>
$V_{LC4}$	V <sub>DD</sub> – 3 / 4V <sub>LCD</sub>	V <sub>DD</sub> - 4 / 5V <sub>LCD</sub>
$V_{LC5}$	$V_{DD} - V_{LCD}$	V <sub>DD</sub> – V <sub>LCD</sub>

$$V_{LCD} = V_{DD} - V_{LC5}$$




(1) 1/4 Bias




(2) 1/5 Bias

• For the T7934-0000, 0200

The T7934-0000, 0200 has an internal resistance ladder as shown below.



(1) 1/4 Bias




(2) 1/5 Bias

**TOSHIBA** 

# THE RELATION BETWEEN OSCILLATION FREQUENCY AND LCD FRAME FREQUENCY

LCD frame frequency example  $(f_{OSC} = 250kHz)$ 


# • 1/8 duty



1 frame = 4  $\mu$ s × 400 × 8 = 12800  $\mu$ s = 12.8 ms

Frame frequency =  $\frac{1}{12.8 \text{ ms}}$  = 78.1 Hz


# • 1/11 duty



1 frame = 4  $\mu$ s × 400 × 11 = 17600  $\mu$ s = 17.6 ms

Frame frequency =  $\frac{1}{17.6 \text{ ms}}$  = 56.8 Hz

# • 1/16 duty




1 frame = 4  $\mu$ s × 200 × 16 = 12800  $\mu$ s = 12.8 ms

Frame frequency =  $\frac{1}{12.8 \text{ ms}}$  = 78.1 Hz


# INITIALIZATION BY INSTRUCTION (soft reset)

If the internal reset circuit does not operate correctly, initialization by instruction is required. Use the following initialization sequence.

# • 8-bit data interface



#### 4-bit data interface



### ABSOLUTE MAXIMUM RATINGS (Ta = 25°C)

ITEM	SYMBOL	RATING	UNIT
Power Supply Voltage	$V_{DD}$	-0.3 to 7.0	V
Input Voltage	$v_{IN}$	-0.3 to V <sub>DD</sub> + 0.3	V
Operating Temperature	T <sub>opr</sub>	- 20 to 75	Ĵ
Storage Temperature	T <sub>stg</sub>	– 55 to 125	°C

(Note 1) All voltage values are referenced to  $V_{SS} = 0V$ .

(Note 2) Ensure that the following condition is always maintained.

$$\mathsf{V}_{DD}\!\ge\!\mathsf{V}_{LC1}\!\ge\!\mathsf{V}_{LC2}\!\ge\!\mathsf{V}_{LC3}\!\ge\!\mathsf{V}_{LC4}\!\ge\!\mathsf{V}_{LC5}\!\ge\!\mathsf{V}_{SS}$$

# **ELECTRICAL CHARACTERISTICS**


DC CHARACTERISTICS

TEST CONDITIONS (Unless otherwise noted,  $V_{DD} = 5.0V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_{a} = -20$  to  $75^{\circ}$ C)


Operating Voltage (1)	TEST CONDITIONS	(Officas	U CITICI VVISC		$a, VDD = 3.00 \pm 10\%, VSS$	- UV,	u = 2	0 10 /	<del>, c,</del>	
Operating Voltage (1)         V <sub>LCD</sub> — V <sub>LCD</sub> = V <sub>DD</sub> – V <sub>LCS</sub> 3.0         — V <sub>DD</sub> V         — Input Voltage (1)         H Level V <sub>IL1</sub> — — — — — — — — — — — — — — — — — — —	ITEM		SYMBOL		TEST CONDITIONS	MIN	TYP.	MAX	UNIT	PIN NAME
Operating Voltage (1)         V <sub>LCD</sub> — V <sub>LCD</sub> = V <sub>DD</sub> – V <sub>LCS</sub> 3.0         — V <sub>DD</sub> V         — Input Voltage (1)         H Level V <sub>IL1</sub> — — — — — — — — — — — — — — — — — — —	Operating Voltag	ge (1)	$V_{DD}$	_	_	4.5		5.5	V	_
Input Voltage	Operating Voltage	ge (2)		_	$V_{LCD} = V_{DD} - V_{LC5}$	3.0	_	$V_{DD}$	V	_
L Level   V <sub>IL1</sub>       0     1.0   V		H Level		_			_	v <sub>DD</sub>	٧	OSC1
Coutput Voltage   Coutput V	(1)	L Level	V <sub>IL1</sub>	l		0		1.0	V	
C Level VIL2         —         —         —         —         —         0.8         V         DSCP           Output Voltage (1)         H Level VOL1         —         IOH = -0.625mA         —         —         V         D, SCP LP, FR D, FR D, FR D, SCP LP,	Input Voltage	H Level		1	_	2.0		_	V	R/W, R <sub>S</sub> , E
Output Voltage (1)         H Level         VOH1         — IOH = -0.625mA         — 0.3         — V LP, FR OSC2           Output Voltage (2)         L Level         VOH2         — IOH = -1.2mA         2.4         — V DB0 to DB7           Row Output Resistance (2)         L Level         VOL2         — IOL = 2.0mA         — 0.4         V DB0 to DB7           Row Output Resistance RCOM         — Id = ±50μA         — — 20 kΩ         COM1 to 16           Column Output Resistance RSEG         — Id = ±50μA         — — 30 kΩ         SEG1 to 40           Input Leakage Current IIL         — VIN = 0 to VDD (Note 2)         — — 1 μA R/W, RS, EDB0 to DB7           Pull-up MOS Current (1)         — VDD = 5V         50 125 250 μA R/W, RS DB0 to DB7           Power Supply Current (1)         IDD1         — (Note 3)         — — 800 μA VDD           Power Supply Current (2)         IDD2         — (Note 4)         — — 600 μA VDD           Clock Oscillation Frequency         fosc         — (Note 5) 190 270 350 kHz OSC1         SEG1 to 940           External Clock Frequency FlN         — (Note 6) 125 250 350 kHz OSC1         SEG1 to 940           External Clock Duty         fourther flower flowe	(2)	L Level	V <sub>IL2</sub>	ı	1	1	1	8.0	٧	DB0 to DB7
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		H Level	V <sub>ОН1</sub>	1	I <sub>OH</sub> = -0.625mA		1	l	V	l -
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	(1)	L Level	V <sub>OL1</sub>	-	$I_{OL} = 0.625 \text{mA}$	_	_	0.3	V	OSC2
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Output Voltage	H Level	V <sub>OH2</sub>	_	I <sub>OH</sub> = - 1.2mA	2.4	_	_	V	DD0 +- DD7
Column Output Resistance         RSEG         —         Id = $\pm 50 \mu A$ —         —         30         kΩ         SEG1 to 40           Input Leakage Current         IIL         —         VIN = 0 to VDD (Note 2)         —         —         —         1 $\mu A$ R/W, RS, EDB0 to DB7           Pull-up MOS Current         —         —         VDD = 5V         50         125         250 $\mu A$ R/W, RS, EDB0 to DB7           Power Supply Current (1)         DD1         —         (Note 3)         —         —         800 $\mu A$ VDD           Power Supply Current (2)         IDD2         —         (Note 4)         —         —         600 $\mu A$ VDD           Clock Oscillation Frequency         fosc         —         (Note 5)         190         270         350         kHz         OSC1, OSC2           External Clock Frequency         flN         —         (Note 6)         125         250         350         kHz         OSC1           External Clock Rise Time         tr         —         (Note 8)         —         —         200         ns         OSC1           External Clock Fall Time         tf         —         (Note 8)			_	I <sub>OL</sub> = 2.0mA	_	_	0.4	V	060 10 067	
Resistance   RSEG   —   Id = ±50μA   —   —   30   KΩ   SEG 1 to 40	Row Output Resistance		RCOM	_	$I_d = \pm 50 \mu A$	_	_	20	kΩ	COM1 to 16
Pull-up MOS Current   I L   - V N=0 to V DD (Note 2)     -   I  μA   DB0 to DB7	•		RSEG	_	$I_d = \pm 50 \mu A$	_		30	kΩ	SEG1 to 40
Power Supply Current (1)         IDD1         —         VDD = 5V         50         125         250         μA         DB0 to DB7           Power Supply Current (2)         IDD1         —         (Note 3)         —         —         800         μA         VDD           Clock Oscillation Frequency         fosc         —         (Note 5)         190         270         350         kHz         OSC1, OSC2           External Clock Frequency         f <sub>IN</sub> —         (Note 6)         125         250         350         kHz         OSC1           External Clock Duty         f <sub>Duty</sub> —         (Note 7)         45         50         55         %         OSC1           External Clock Rise Time         t <sub>r</sub> —         (Note 8)         —         —         200         ns         OSC1	Input Leakage C	urrent	I <sub>IL</sub>	I	$V_{IN} = 0$ to $V_{DD}$ (Note 2)			1	μΑ	DB0 to DB7
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Pull-up MOS Cur	rent	- Ip	1	V <sub>DD</sub> = 5V	50	125	250	μΑ	
(2)       IDD2       —       (Note 4)       —       —       600       μA       VDD         Clock Oscillation Frequency       fosc       —       (Note 5)       190       270       350       kHz       OSC1, OSC2         External Clock Frequency       f <sub>IN</sub> —       (Note 6)       125       250       350       kHz       OSC1         External Clock Duty       f <sub>Duty</sub> —       (Note 7)       45       50       55       %       OSC1         External Clock Rise Time       t <sub>r</sub> —       (Note 8)       —       —       200       ns       OSC1         External Clock Fall Time       t <sub>f</sub> —       (Note 8)       —       —       200       ns       OSC1		ırrent	I <sub>DD1</sub>	-	(Note 3)		1	800	μΑ	$v_{DD}$
Frequency         †osc         —         (Note 5)         190         270         350         kHz         OSC1, OSC2           External Clock Frequency         f <sub>IN</sub> —         (Note 6)         125         250         350         kHz         OSC1           External Clock Duty         f <sub>Duty</sub> —         (Note 7)         45         50         55         %         OSC1           External Clock Rise Time         t <sub>r</sub> —         (Note 8)         —         —         200         ns         OSC1           External Clock Fall Time         t <sub>f</sub> —         (Note 8)         —         —         200         ns         OSC1			I <sub>DD2</sub>		(Note 4)	_		600	μΑ	$v_{DD}$
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			f <sub>osc</sub>	_	(Note 5)	190	270	350	kHz	OSC1, OSC2
	External Clock Frequency		f <sub>IN</sub>	_	(Note 6)	125	250	350	kHz	OSC1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				_	(Note 7)	45	50	55	%	OSC1
External Clock Fall Time t <sub>f</sub> — (Note 8) — — 200 ns OSC1	External Clock Ri	ise Time		_	(Note 8)	_	_	200	ns	OSC1
Internal Clock Frequency   f <sub>osc</sub>   —   (Note 9)   245   250   255   kHz   OSC1, OSC2	External Clock Fa	all Time		_	(Note 8)	_	_	200	ns	OSC1
	Internal Clock Fr	equency	fosc		(Note 9)	245	250	255	kHz	OSC1, OSC2

(Note 1) I/O pin details (except for LCD output)


• Output pin: SCP, LP, FR, D



• Input pin: E (No pull-up MOS) Input pin: R<sub>S</sub>, R/W (With pull-up MOS)




• I/O pin: DB0 to DB7




- (Note 2) This current does not include pull-up MOS current (Note 3) Ceramic oscillation mode . . . . . .  $V_{DD} = 5.0V$ ,  $f_{osc} = 250 \text{kHz}$  (Note 4)  $R_f$  oscillation or external clock mode . . . .  $V_{DD} = 5.0V$ ,  $f_{osc} = f_{scp} = 270 \text{kHz}$


# (Note 5) External Rf oscillation




# (Note 6) External clock operation




# (Note 7) External clock waveform1



# (Note 8) External clock waveform2




# (Note 9) External ceramic oscillator



# **AC CHARACTERISTICS**


• 80-Series MPU Read/Write operation




TEST CONDITIONS ( $V_{SS} = 0V$ ,  $V_{DD} = 5.0V \pm 10\%$ , Ta = -20 to  $75^{\circ}C$ )

ITEM	SYMBOL	MIN	MAX	UNIT
Chip Select Pulse Width	PWCSL	260	_	ns
Address Hold Time	<sup>t</sup> AH	10	_	ns
Data Set-up Time	t <sub>DS</sub>	60	_	ns
Data Hold Time	<sup>t</sup> DHW	10	_	ns
Data Delay Time	t <sub>DD2</sub> (Note)	_	180	ns
Data Hold Time	t <sub>DHR</sub> (Note)	20	_	ns

(Note) With load circuit connected (DB0 to DB7)




# • 68-Series MPU Read/Write operation




TEST CONDITIONS ( $V_{SS} = 0V$ ,  $V_{DD} = 5.0V \pm 10\%$ , Ta = -20 to 75°C)

ITEM	SYMBOL	MIN	MAX	UNIT
Enable Cycle Time	t <sub>cycE</sub>	500	_	ns
Enable Pulse Width	PWEH	220	_	ns
Enable Rise / Fall Time	t <sub>Er</sub> , t <sub>Ef</sub>	_	20	ns
Address Set-up Time	t <sub>AS</sub>	40		ns
Address Hold Time	<sup>t</sup> AH	10	_	ns
Data Set-up Time	t <sub>DS</sub>	60	_	ns
Data Hold Time	<sup>t</sup> DHW	10	_	ns
Data Delay Time	t <sub>DD1</sub> (Note)	_	120	ns
Data Hold Time	t <sub>DHR</sub> (Note)	20	_	ns

(Note) With load circuit connected (DB0 to DB7)




• Interface timing for extension driver



TEST CONDITIONS ( $V_{SS} = 0V$ ,  $V_{DD} = 5.0V \pm 10\%$ , Ta = -20 to  $75^{\circ}C$ )


ITEM	SYMBOL	MIN	MAX	UNIT
SCP Cycle Time	tscy	2000		ns
SCP Pulse Width	<sup>t</sup> SWH, L	800	_	ns
SCP Rise / Fall Time	t <sub>sr</sub> , t <sub>sf</sub>	_	100	ns
Data Delay Time	t <sub>DD3</sub> (Note)		100	ns
LP Set-up Time	t <sub>LS</sub>	- 120	0	ns
LP Hold Time	t <sub>LH</sub> (Note)	- 100	0	ns
FR Delay Time	t <sub>FD1</sub> (Note)	<b>– 100</b>	100	ns

(Note) With load circuit connected




# SYSTEM APPLICATION

• 24-character × 1-line display (5 × 7 dots) on the T6A92




• 20-character x 1-line display (5 x 10 dots) on the T6A41





QFP80-P-1420-0.80A

Unit: mm



Weight: 1.5g (Typ.)