



# **DIGITAL AMPLIFIER POWER STAGE**



#### **FEATURES**

- 100-W RMS Power (BTL) Into 4  $\Omega$  With Less Than 10% THD+N
- 80-W RMS Power (BTL) Into 4 Ω With Less Than 0.2% THD+N
- 0.05% THD+N at 1 W Into 4 Ω
- Power Stage Efficiency Greater Than 90% Into 4  $\Omega$  Load
- Self-Protecting Design
- 36-Pin PSOP3 Package
- 3.3-V Digital Interface
- EMI Compliant When Used With Recommended System Design

### **APPLICATIONS**


- DVD Receiver
- Home Theatre
- Mini/Micro Component Systems
- Internet Music Appliance

## **DESCRIPTION**


The TAS5121 is a high-performance digital amplifier power stage designed to drive a 4- $\Omega$  speaker up to 100 W. The device incorporates PurePath Digital<sup>TM</sup> technology and can be used with a TI audio PWM processor and a simple passive demodulation filter to deliver high-quality, high-efficiency digital audio amplification.

The efficiency of this digital amplifier can be greater than 90%, depending on the system design. Overcurrent protection, overtemperature protection, and undervoltage protection are built into the TAS5121, safeguarding the device and speakers against fault conditions that could damage the system.

# TOTAL HARMONIC DISTORTION + NOISE vs



# UNCLIPPED OUTPUT POWER



A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PurePath Digital and PowerPAD are trademarks of Texas Instruments. Other trademarks are the property of their respective owners.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **GENERAL INFORMATION**

#### **Terminal Assignment**

The TAS5121 is offered in a thermally enhanced 36-pin PSOP3 (DKD) package. The DKD package has the thermal pad on top.

# DKD PACKAGE (TOP VIEW)



#### ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

TAS5121	UNITS
DVDD TO DGND	-0.3 V to 4.2 V
GVDD_x TO GND	14.2 V
PVDD_X TO GND (dc voltage)	33.5 V
PVDD_X TO GND <sup>(2)</sup> )	48 V
OUT_X TO GND (dc voltage)	33.5 V
OUT_X TO GND(2))	48 V
BST_X TO GND (DC voltage)	46 V
BST_X TO GND(2))	53 V
PWM_XP, RESET, M1, M2, M3, SD, OTW	-0.3 V to DVDD + 0.3 V
Maximum junction temperature range, TJ	-40°C to 150°C
Storage temperature	–40°C to 125°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolutemaximum-rated conditions for extended periods may affect device reliability.
- (2) The duration should be less than 100 ns (see application note SLEA025).

#### ORDERING INFORMATION

TA	PACKAGE	TRANSPORT MEDIA	DESCRIPTION
0°C to 70°C	TAS5121DKD	Tube	36-pin PSOP3
0°C to 70°C	TAS5121DKDR	Tape and reel	36-pin PSOP3

#### PACKAGE DISSIPATION RATINGS

PACKAGE	R <sub>θ</sub> JC (°C/W)	R <sub>θJA</sub> (°C/W)
36-Pin DKD PSOP3	0.85	See Note 1

(1) The TAS5121 package is thermally enhanced for conductive cooling using an exposed metal pad area. It is impractical to use the devices with the pad exposed to ambient air as the only heat sinking of the device.

For this reason,  $R_{\theta JA}$ , a system parameter that characterizes the thermal treatment, is provided in the *Application Information* section of the data sheet. An example and discussion of typical system  $R_{\theta JA}$  values are provided in the *Thermal Information* section. This example provides additional information regarding the power dissipation ratings. This example should be used as a reference to calculate the heat dissipation ratings for a specific application.




# **Terminal Functions**

TERMINAL		(1)	
NAME	DKD	FUNCTION <sup>(1)</sup>	DESCRIPTION
BST_A	22	Р	High-side bootstrap supply (BST), external resistor and capacitor to OUT_A required
BST_B	33	Р	High-side bootstrap supply (BST), external resistor and capacitor to OUT_B required
DGND	9, 14	Р	I/O reference ground
DREG	8	Р	Digital supply voltage regulator decoupling pin, 1-μF capacitor connected to DREG_RTN
DREG_RTN	5	Р	Decoupling return pin
DVDD	12	Р	I/O reference supply input: 100 $\Omega$ to DREG, decoupled to GND, 0.1- $\mu$ F capacitor connected to GND
GND	1, 3, 16, 18, 21, 27, 28, 34	Р	Power ground, connected to system GND
GVDD	6	Р	Local GVDD decoupling \pin
GVDD_A	19, 20	Р	Gate drive input voltage
GVDD_B	35, 36	Р	Gate drive input voltage
M1	10	1	Protection mode selection pin, connect to GND
M2	11	1	Protection mode selection pin, connect to DREG
M3	7	1	Output mode selection pin; connect to GND
OTW	15	0	Overtemperature warning output, open drain with internal pullup resistor, active-low when temperature exceeds 115°C
OUT_A	25, 26	0	Output, half-bridge A
OUT_B	29, 30	0	Output, half-bridge B
PVDD_A	23, 24	Р	Power supply input for half-bridge A
PVDD_B	31, 32	Р	Power supply input for half-bridge B
PWM_AP	17	I	PWM input signal, half-bridge A
PWM_BP	2	I	PWM input signal, half-bridge B
RESET	4	I	Reset signal, active-low
SD	13	0	Shutdown signal for half-bridges A and B (open drain with internal pullup resistor), active-low

<sup>(1)</sup> I = input, O = Output, P = Power



# **FUNCTIONAL BLOCK DIAGRAM**





# **RECOMMENDED OPERATING CONDITIONS**

			MIN	TYP	MAX	UNIT
DVDD	Digital supply <sup>(1)</sup>	Relative to DGND	3	3.3	3.6	V
GVDD_x	Supply for internal gate drive and logic regulators	Relative to GND	10.8	12	13.2	V
PVDD_x	Half-bridge supply	Relative to GND, R <sub>L</sub> = 4 $\Omega$	0	30.5	32	V
TJ	Junction temperature		0		125	°C

<sup>(1)</sup> It is recommended for DVDD to be connected to DREG via a 100- $\!\Omega$  resistor.

# **ELECTRICAL CHARACTERISTICS**

PVDD\_X = 30.5 V, GVDD\_x = 12 V, DVDD connected to DREG via a 100- $\Omega$  resistor, R<sub>L</sub> = 4  $\Omega$ , 8X f<sub>S</sub> = 384 kHz, TAS5026 PWM processor, unless otherwise noted

			TYPICAL	OVER TEMPERATURE				
SYMBOL	PARAMETER	TEST CONDITIONS	T <sub>A</sub> =25°C	T <sub>A</sub> =25°C	T <sub>C</sub> =75°C	UNITS	MIN/TYP/ MAX	
AC PERFO	AC PERFORMANCE, BTL Mode, 1 kHz							
		$R_L$ = 4 Ω, THD = 10%, AES17 filter			100	W	Тур	
Po	Output power	$R_L = 4 \Omega$ , THD = unclipped, AES17 filter			80	W	Тур	
		$R_L = 8 \Omega$ , THD =unclipped, AD mode			44	W	Тур	
THD+N	Total harmonic distortion + noise	Po = 1 W/ channel, $R_L = 4 \Omega$ , AES17 filter			0.05	%	Тур	
		Po = 10 W/channel, $R_L = 4 \Omega$ , AES17 filter			0.1	%	Тур	
		Po = 80 W/channel, $R_L = 4 \Omega$ , AES17 filter			0.2	%	Тур	
Vn	Output integrated noise voltage	A-weighted, R <sub>L</sub> = 4 $\Omega$ , 20 Hz to 20 kHz, AES17 filter			300	μV	Max	
SNR	Signal-to-noise ratio	A-weighted, AES17 filter			95	dB	Тур	
DR	Dynamic range	f = 1 kHz, -60 dB, A-weighted, AES17 filter			95	dB	Тур	



# **ELECTRICAL CHARACTERISTICS**


PVDD\_X = 30.5 V, GVDD\_x = 12 V, DVDD connected to DREG via a 100- $\Omega$  resistor, R<sub>L</sub> = 4  $\Omega$ , 8X f<sub>S</sub> = 384 kHz, TAS5026 PWM processor, unless otherwise noted

			TYPICAL	OVER TEMPERATURE				
SYMBOL	PARAMETER	TEST CONDITIONS	T <sub>A</sub> =25°C	T <sub>A</sub> =25°C	T <sub>C</sub> =75°C	UNITS	MIN/TYP/ MAX	
INTERNAL	NTERNAL VOLTAGE REGULATOR AND CURRENT CONSUMPTION							
DDEC	Valta na va mulata v	1 4 1	2.2			V	Min	
DREG	Voltage regulator	$I_0 = 1 \text{ mA}$	3.3			V	Max	
IGVDD_x	Total GVDD supply current, operating	f <sub>S</sub> = 384 kHz, no load, 50% duty cycle	24	30		mA	Max	
IDVDD	DVDD supply current, operating	f <sub>S</sub> = 384 kHz, no load	1	5		mA	Max	
OUTPUT S	TAGE MOSFETs							
R <sub>DSon,LS</sub>	Forward on-resistance, low side	T <sub>J</sub> = 25°C	120	132		mΩ	Max	
R <sub>DSon,HS</sub>	Forward on-resistance, high side	T <sub>J</sub> = 25°C	120	132		mΩ	Max	
INPUT/OU	TPUT PROTECTION							
V/ -	Lindam alta da manata etian limit CV/DD		7.0	7		V	Min	
V <sub>uvp,G</sub>	Undervoltage protection limit, GVDD		7.6	8.2		V	Max	
OTW	Overtemperature warning	Static	115			°C	Тур	
OTE	Overtemperature error	Static	150			°C	Тур	
OC	Overcurrent protection	See Note 1.	9.5			Α	Min	
STATIC DI	GITAL INPUT SPECIFICATION, PWM, P	ROTECTION MODE SELECT	ION PINS AN	ID OUTPUT	MODE SE	LECTION	PINS	
V	Liber level inner veltage			2		V	Min	
VIH	High-level input voltage			DVDD		V	Max	
$V_{IL}$	Low-level input voltage			8.0		V	Max	
Lookoas	lanut la aka ga aurrant			-10		μΑ	Min	
Leakage	Input leakage current			10		μΑ	Max	
OTW/SHU	TDOWN (SD)							
	Internal pullup resistor from OTW and SD to DVDD		32	22		kΩ	Min	
VOL	Low-level output voltage	I <sub>O</sub> = 1 mA		0.4		V	Max	

<sup>(1)</sup> To optimize device performance and prevent overcurrent (OC) protection activation, the demodulation filter must be designed with special care. See *Demodulation Filter Design* in the *Application Information* section of the data sheet and consider the recommended inductors and capacitors for optimal performance. It is also important to consider PCB design and layout for optimum performance of the TAS5121.




# TYPICAL APPLICATION AND CHARACTERIZATION CONFIGURATION USED WITH TAS5026 PWM PROCESSOR




<sup>†</sup> Voltage suppressor diodes: 1SMA33CAT3

<sup>&</sup>lt;sup>‡</sup>LPCB: Track in the PCB 1,0 mm wide and 50 mm long)









Po - Output Power - W


Figure 1

Figure 2











#### THEORY OF OPERATION

## **POWER SUPPLIES**

This power device requires only two power supply voltages, GVDD\_x and PVDD\_x.


GVDD\_x is the gate drive supply for the device, which is usually supplied from an external 12-V power supply. GVDD\_x is also connected to an internal LDR that regulates the GVDD\_x voltage down to the logic power supply, 3.3 V, for the TAS5121 internal logic blocks. Each GVDD\_x pin is decoupled to system ground by a 1- $\mu F$  capacitor.

PVDD\_x is the H-bridge power supply. Two power pins are provided for each half-bridge due to the high current density. It is important to follow the circuit and PCB layout recommendations for the design of the PVDD\_x connection. For component suggestions, see the *Typical System Configuration* section in this document. For layout guidelines, see the reference design layout for the TAS5121. Following these recommendations is important because they influence key system parameters such as EMI, idle current, and audio performance.

When GVDD\_x is applied, while RESET is held low, the error latches are cleared, SHUTDOWN is set high, and the outputs are held in a high-impedance state. The bootstrap capacitor is charged by the current path through the internal bootstrap diode and external resistors placed on the PCB from each OUT\_x pin to ground. A subsequent section describes the charging of the bootstrap capacitor.

Ideally, PVDD\_x is applied after GVDD\_x. When GVDD\_x and PVDD\_x are applied, the TAS5121 is ready for operation. PWM input signals can then be applied any time during the power-on sequence, but they must be active and stable before RESET is set high.

#### RECOMMENDATIONS FOR POWERING UP



The following table describes the input conditions and the output states of the device:

	INP	UTS		OUTI	PUTS	Condition
RESET	PWM _AP	PWM _BP	SHUT- DOWN	OUT_ A	OUT_ B	Condition Description
X	Х	Χ	0	Hi-Z	Hi-Z	Shutdown
0	Х	Х	1	Hi-Z	Hi-Z	Reset
1	0	0	1	GND	GND	
1	0	0	1	PVDD	PVDD	Normal
1	0	1	1	GND	PVDD	Normal
1	1	1	1	PVDD	PVDD	Reserved

After the previously mentioned conditions are met, the device output begins. If PWM\_AP is equal to a high and PMW\_BP is equal to a low, the high-side MOSFET in the A half-bridge of the output H-bridge conducts while the low-side MOSFET in the A half-bridge is not conducting. Because the source of the high-side MOSFET is referenced to the drain of the low-side MOSFET, a bootstrapped gate drive is used to eliminate the need for additional high-voltage power supplies. Under the above condition, the opposite is true for the B half-bridge of the output H-bridge. The low-side MOSFET in B half-bridge conducts while the high-side MOSFET is not conducting; therefore, the load connected between the OUT\_A and OUT\_B pins has PVDD applied to it from the A side while ground is applied from the B side for the period of time PWM AP is high and PWM BP is low. Furthermore, when the PWM signals change to the condition where PWM AP is low and PWM\_BP is high, the opposite condition exists. A constant high level is not permitted on the PWM inputs.

A constant high level is not permitted on the PWM inputs. This condition causes the bootstrap capacitors to discharge and can cause device damage.



A digitally controlled dead-time circuit controls the transitions between the high-side and low-side MOSFETs to ensure that both devices in each half-bridge are not conducting simultaneously.

#### **POWERING DOWN**

For power down of the TAS5121, an opposite approach is necessary. The RESET must be asserted LOW before the valid PWM signal is removed.

#### **PRECAUTION**

The TAS5121 must always start up in the high-impedance (Hi-Z) state. In this state, the bootstrap (BST) capacitor is precharged by a resistor on each PWM output node to ground. See the system configuration. This ensures that the TAS5121 is ready for receiving PWM pulses, indicating either HIGH- or LOW-side turnon after RESET is de-asserted to the back end.

With the following pulldown resistor and BST capacitor size, the BST charge time is:

$$C = 33 \text{ nF}, R = 4.7 \text{ k}\Omega$$
  
 $R \times C \times 5 = 775.5 \text{ }\mu\text{s}$ 

After GVDD has been applied, it takes approximately 800 µs to fully charge the BST capacitor. During this time, RESET must be kept low. After approximately 1 ms the back end BST is charged and ready. RESET can now be released if the PWM modulator is ready and is streaming valid PWM signals to the device. Valid PWM signals are switching PWM signals with a frequency between 350–400 kHz. A constant HIGH level on the PWM+ forces the high-side MOSFET ON until it eventually runs out of BST capacitor energy. Putting the device in this condition should be avoided.

In practice this means that the DVDD-to-PWM processor (front-end) should be stable and initialization should be completed before  $\overline{\text{RESET}}$  is de-asserted to the TAS5121.

### **CONTROL I/O**

# Shutdown Pin: SD

The  $\overline{SD}$  pin functions as an output pin and is intended for protection-mode signaling to, for example, a controller or other front-end device. The pin is open-drain with an internal pullup resistor to DVDD.

The logic output is, as shown in the following table, a combination of the device state and  $\overline{RESET}$  input:

SD	RESET	DESCRIPTION
0	0	Reserved
0	1	Device in protection mode, i.e., UVP and/or OC and/or OT error
1(2)	0	Device set high-impedance (Hi-Z), SD forced high
1	1	Normal operation

<sup>(2)</sup> SD is pulled high when RESET is asserted low independent of chip state (i.e., protection mode). This is desirable to maintain compatibility with some TI PWM front ends.

# Overtemperature Warning Pin: OTW

The OTW pin gives a temperature warning signal when temperature exceeds the set limit. The pin is of the open-drain type with an internal pullup resistor to DVDD.

OTW	DESCRIPTION
0	Junction temperature higher than 115°C
1	Junction temperature lower than 115°C

# **Overall Reporting**

The  $\overline{\text{SD}}$  pin, together with the  $\overline{\text{OTW}}$  pin, gives chip state information as described in Table 1.

**Table 1. Error Signal Decoding** 

OTW	SD	DESCRIPTION
0	0	Overtemperature error (OTE)
0	1	Overtemperature warning (OTW)
1	0	Overcurrent (OC) or undervoltage (UVP) error
1	1	Normal operation, no errors/warnings

#### **Chip Protection**

The TAS5121 protection function is generally implemented in a closed loop control system with, for example, a system controller. The TAS5121 contains three individual systems protecting the device against fault conditions. All of the error events result in the output stage being set in a high-impedance state (Hi-Z) for maximum protection of the device and connected equipment.

The device can be recovered by toggling RESET low and then high, after all errors are cleared. It is recommended that if the error persists, the device is held in reset until user intervention clears the error.

### **Overcurrent (OC) Protection**

The device has individual current protection on both high-side and low-side power stage FETs. The OC protection works only with the demodulation filter present at the output. See *Filter Demodulation Design* in the *Application Information* section of the data sheet for design constraints.



# Overtemperature (OT) Protection

A dual temperature protection system asserts a warning signal when the device junction temperature exceeds 115°C and shuts down the device when the junction temperature exceeds 150°C. The OT protection circuit is shared by both half-bridges.

## **Undervoltage Protection (UVP)**

Undervoltage lockout occurs when GVDD is insufficient for proper device operation. The UV protection system protects the device under fault power-up and power-down situations by shutting the device down. The UV protection circuits are shared by both half-bridges.

#### **Reset Function**

The reset has two functions:

- Reset is used for re-enabling operation after a latched error event.
- Reset is used for disabling output stage switching, hard mute function. Use modulator control for soft mute.

In protection modes where the reset input functions as the means to re-enable operation after an error event, the error latch is cleared on the falling edge of reset and normal operation is resumed on the rising edge of RESET.

## **PROTECTION MODE**

#### **Autorecovery (AR) After Errors (PMODE0)**

In autorecovery mode (PMODE0) the TAS5121 is self-supported in handling of error situations. All protection systems are active, setting the output stage in the high-impedance state to protect the output stage and connected equipment. However, after a short time the device autorecovers, i.e., operation is automatically resumed provided that the system is fully operational.

The autorecovery timing is set by counting PWM input cycles, i.e., the timing is relative to the switching frequency.

The AR system is common to both half-bridges.

## **Timing and Function**

The function of the autorecovery circuit is as follows:

- 1. An error event occurs and sets the protection latch (output stage goes Hi-Z).
- 2. The counter is started.
- After n/2 cycles, the protection latch is cleared but the output stage remains Hi-Z (identical to pulling RESET low).
- 4. After n cycles, operation is resumed (identical to pulling  $\overline{\text{RESET}}$  high) (n = 512).




Figure 9. Autorecovery Function Latching Shutdown on All Errors (PMODE1)

In latching shutdown mode, all error situations result in a power down (output stage Hi-Z). Re-enabling can be done by toggling the  $\overline{\text{RESET}}$  pin.

#### All Protection Systems Disabled (PMODE2)

In PMODE2, all protection systems are disabled. This mode is purely intended for testing and characterization purposes and thus not recommended for normal device operation.

#### MODE Pins Selection

The protection mode is selected by connecting M1/M2 to DREG or DGND according to Table 2.

Table 2. Protection Mode Selection

M1	M2	PROTECTION MODE
0	0	Autorecovery after errors (PMODE 0)
0	1	Latched shutdown on all errors
1	0	Reserved
1	1	Reserved

The output configuration mode is selected by connecting the M3 pin to DREG or DGND according to Table 3.



**Table 3. Output Mode Selection** 

М3	OUTPUT MODE	
0	Bridge-tied load output stage (BTL)	
1	Reserved	

# **APPLICATION INFORMATION**

## **DEMODULATION FILTER DESIGN**

The TAS5121 amplifier outputs are driven by high-current DMOS transistors in an H-bridge configuration. These transistors are either off or fully on.

The result is a square-wave output signal with a duty cycle that is proportional to the amplitude of the audio signal. It is recommended that a second-order LC filter be used to recover the audio signal.




Figure 10. Demodulation Filter

The main purpose of the demodulation filter is to attenuate the high-frequency components of the output signals that are out of the audio band.

Design of the demodulation filter affects the audio performance of the power amplifier significantly. As a result, to ensure proper operation of the overcurrent (OC) protection circuit and meet the device THD+N specifications, the selection of the inductors used in the output filter must be considered according to the following. The rule is that the inductance should remain stable within the range of peak current seen at maximum output power and deliver approximately 5  $\mu$ H of inductance at 15 A.

If this rule is observed, the TAS5121 should not have distortion issues due to the output inductors. This prevents device damage due to overcurrent conditions because of inductor saturation in the output filter.

Another parameter to be considered is the idle current loss in the inductor. This can be measured or specified as inductor dissipation (D). The target specification for dissipation is less than 0.05. If this specification is not met, idle current increases.

In general, 10- $\mu$ H inductors suffice for most applications. The frequency response of the amplifier is slightly altered by the change in output load resistance; however, unless tight control of frequency response is necessary (better than 0.5 dB), it is not necessary to deviate from 10  $\mu$ H.

The graphs in Figure 11 display the inductance vs current characteristics of two inductors that are suggested for use with the TAS5121.




Figure 11. Inductance Saturation

The selection of the capacitors that are placed from the output of each inductor to ground is simple. To complete the output filter, use a 1- $\mu$ F capacitor with a voltage rating at least twice the voltage applied to the output stage (PVDD\_x).

This capacitor should be a good quality polyester dielectric.

# THERMAL INFORMATION

The following is provided as an example.

The thermally enhanced package provided with the TAS5121 are designed to be interfaced directly to heatsinks using a thermal interface compound (for example, Wakefield Engineering type 126 thermal grease.) The heatsink then absorbs heat from the ICs and transfers it to the ambient air. If the heatsink is carefully designed, this process can reach equilibrium and heat can be continually removed from the ICs without device overtemperature shutdown. Because of the efficiency of the TAS5121, heatsinks are smaller than those required for linear amplifiers of equivalent performance.



 $R_{\theta JA}$  is a system thermal resistance from junction to ambient air. As such, it is a system parameter with roughly the following components:

- $R_{\theta JC}$  (the thermal resistance from junction to case, or in this case the metal pad)
- Heatsink compound thermal resistance
- Heatsink thermal resistance

The thermal grease thermal resistance can be calculated from the exposed pad area and the thermal grease manufacturer's area thermal resistance (expressed in °C-in²/W). The area thermal resistance of the example thermal grease with a 0.001-inch thick layer is about 0.054 °C-in²/W. The approximate exposed pad area is as follows:

36-pin PSOP3 0.116 in<sup>2</sup>

Dividing the example thermal grease area resistance by the area of the pad gives the actual resistance through the thermal grease for the device:

36-pin PSOP3 0.47 °C/W

The thermal resistance of thermally conductive pads is generally higher than a thin thermal grease layer. Thermal tape has an even higher thermal resistance and should not be used with this package.

Heatsink thermal resistance is generally predicted by the heatsink vendor, modeled using a continuous flow dynamics (CFD) model, or measured.

Thus, for a single monaural IC, the system  $R_{\theta JA} = R_{\theta JC} +$  thermal grease resistance + heatsink resistance.

The following table indicates modeled parameters for one TAS5121 IC on a heatsink. The junction temperature is set at 110°C while delivering 70 W RMS into 4- $\Omega$  loads with no clipping. It is assumed that the thermal grease is about 0.001 inch thick (this is critical).

**Table 4. Example of Thermal Simulation** 

	36-Pin PSOP3
Ambient temperature	25°C
Power to load	70 W
Delta T inside package	5.5°C
Delta T through thermal grease	3.2°C
Required heatsink thermal resistance	11.0°C/W
Junction temperature	110°C
System R <sub>0</sub> JA	12.3°C/W
R <sub>θJA</sub> * power dissipation	85°C
$R_{ heta JC}$	0.85°C/W

As an indication of the importance of keeping the thermal grease layer thin, if the thermal grease layer increases to 0.002 inches thick, the required heatsink thermal resistance increases to 5.2°C/W for the PSOP3 package.

#### REFERENCES


- Digital Audio Measurements application report—TI (SLAA114)
- 2. PowerPAD™ Thermally Enhanced Package technical brief—TI (SLMA002)
- System Design Considerations for True Digital Audio Power Amplifiers application report—TI (SLAA117)
- 4. Voltage Spike Measurement Technique and Specification application note—TI (SLEA025)



# **MECHANICAL DATA**

# DKD (R-PDSO-G36)

# PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-166

# DKD (R-PDSO-G36)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion.
  - D. The package thermal performance is optimized for conductive cooling with attachment to an external heat sink. See the product data sheet for details regarding the exposed thermal pad dimensions.
  - E. Falls within JEDEC MO-166 Variation AE.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from:

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com