TOSHIBA   TB62715FN

TENTATIVE   TOSHIBA Bi-CMOS INTEGRATED CIRCUIT   SILICON MONOLITHIC

T B 6 2 7 1 5 F N

8 BIT SHIFT REGISTER, LATCHES & CONSTANT CURRENT DRIVERS

The TB62715FN is specifically designed for LED and LED DISPLAY constant current drivers.

This constant current output circuits is able to set up external resistor (I_{OUT} = 70~150 mA).

This IC is monolithic integrated circuit designed to be used together with Bi-CMOS process.

The devices consist of 8 bit shift register, latch, AND-GATE & Constant Current Drivers.

SSOP20-P-225-0.65A

Weight : 0.14 g (Typ.)

FEATURES

- Constant Current Output : Can set up all output current with one resistor for 80 to 150 mA.

- Constant Output Current Matching :

HIGH / LOW	OUTPUT-GND VOLTAGE	CURRENT MATCHING (BIT)	CURRENT MATCHING (LOT)	OUTPUT CURRENT (MAX.)
"L"	≧ 0.7 V	± 6.0%	± 15.0%	2~70 mA
"H"	≧ 1.0 V	± 6.0%	± 15.0%	50~150 mA

- Maximum Clock Frequency : f_{CLK} = 15 MHz
  (Cascade Connected Operate, T_{opr} = 25°C)

- 5 V C-MOS Compatible Input

- Package : SSOP20-P-225-0.65A

980910EBA1

PIN CONNECTION (TOP VIEW)

LOGIC-GND	1	20	V_{DD}
SERIAL-IN	2	19	R-EXT
CLOCK	3	18	SERIAL-OUT1
/ LATCH	4	17	SERIAL-OUT2
HIGH / LOW	5	16	/ ENABLE
POWER-GND	6	15	POWER-GND
OUT0	7	14	OUT7
OUT1	8	13	OUT6
OUT2	9	12	OUT5
OUT3	10	11	OUT4

TB62715FN

BLOCK DIAGRAM

TRUTH TABLE

CLOCK	/ LATCH	/ ENABLE	SERIAL-IN	OUT0 $\cdots$ OUT5 $\cdots$ OUT7	SERIAL-OUT
UP	H	L	D_n	$D_n \quad \cdots D_{n-5} \cdots D_{n-7}$	D_{n-7}
UP	L	L	D_{n+1}	No Change	D_{n-6}
UP	H	L	D_{n+2}	$D_{n+2} \cdots D_{n-3} \cdots D_{n-5}$	D_{n-5}
DOWN	X	L	D_{n+3}	$D_{n+2} \cdots D_{n-3} \cdots D_{n-5}$	D_{n-5}
DOWN	X	H	D_{n+3}	Off	D_{n-5}

(Note) OUT0~OUT7 = on in case of D_n = H level and OUT0~7 = off in case of D_n = level. A resistor is connected with R-EXT and GND accompanied with outside, and it is necessary that a correct power supply voltage is supplied.

TIMING DIAGRAM

(Note) Latches are level sensitive, not rising edge sensitive and not syncronus CLOCK.
Input of LATCH-terminal to H Level, data passes latches, and input to L level, data hold latches.
Input of ENABLE-terminal to H level, all output (OUT0~7) do off.

TERMINAL DISCRIPTION

| PIN No.	PIN NAME	FUNCTION
5	HIGH / LOW	It is the terminal which does switching for the big current / low current.
6, 15	POWER-GND	GND terminal for current output.
1	LOGIC-GND	GND terminal for control logic.
2	SERIAL-IN	Input terminal of a serial-data for shift-register.
3	CLOCK	Input terminal of a clock for data shift to up-edge.
4	/ LATCH	Input terminal of a data strobe. Latches passes data with "H" level input of LATCH-terminal, and hold data with "L" level input.
7~10, 11~14	OUT0~7	Output terminals.
16	/ ENABLE	Input terminal of output enable. All outputs (OUT0~7) do off with "H" level input of ENABLE-terminal, and do on with "L" level input.
18	SERIAL-OUT1	シリアルデータの出力端子です。
17	SERIAL-OUT2	Output terminal of a serial-data for next SERIAL-IN terminal.
19	R-EXT	Input terminal of connects with a resister for to set up all output current.
20	V$_{DD}$	5 V Supply voltage terminal.

EQUIVALENT CIRCUIT OF INPUTS AND OUTPUTS

1. / ENABLE terminal

2. / LATCH terminal

3. CLOCK, SERIAL-IN terminal

4. SERIAL-OUT terminal

MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	V_{DD}	$0 \sim +7.0$	V
Input Voltage	V_{IN}	$-0.4 \sim V_{DD} + 0.4$	V
Output Current	I_{OUT}	$+150$ (HIGH / LOW = "H")	mA / ch
		$+70$ (HIGH / LOW = "L")	
Output Voltage	V_{OUT}	$-0.5 \sim +17.0$	V
Clock Frequency	f_{CLK}	15	MHz
GND Terminal Current	I_{GND}	1200	mA
Power Dissipation	P_{D1}	FN-type : 0.71 (FREE AIR, Ta = 25°C)	W
	P_{D2}	FN-type : 0.96 (ON PCB, Ta = 25°C)	
Thermal Resistance	$R_{th (j-a) 1}$	175 (FREE AIR)	°C / W
	$R_{th (j-a) 2}$	130 (ON PCB)	
Operating Temperature	T_{opr}	$-40 \sim +85$	°C
Storage Temperature	T_{stg}	$-55 \sim +150$	°C

(Note) FN type : Ambient temperature delated above 25°C in the proportion of 7.69 mW / °C
Condition = On PCB (50 x 50 x 1.6 mm Cu = 40%)

RECOMMENDED OPERATING CONDITION (Ta = 25°C unless otherwise noted)

CHARACTERISTIC	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V_{DD}		4.5	5.0	5.5	V
Output Voltage	V_{OUT}		—	—	15.0	V
Output Current	I_{OUT1}	DC 1 circuit (HIGH / LOW = "H")	50	—	130	mA / ch
	I_{OUT2}	DC 1 circuit (HIGH / LOW = "L")	2	—	60	
	I_{OH}	SERIAL-OUT1, 2	—	—	-1.0	mA
	I_{OL}	SERIAL-OUT1, 2	—	—	1.0	
Input Voltage	V_{IH}		$0.7V_{DD}$	—	$V_{DD} + 0.3$	V
	V_{IL}		-0.3	—	$0.3V_{DD}$	
LATCH Pulse Width	$t_{w\,LAT}$		100	—	—	ns
CLOCK Pulse Width	$t_{w\,CLK}$		50	—	—	ns
ENABLE Pulse Width	$t_{w\,EN}$	$V_{DD} = 4.5 \sim 5.5\ V$	1000	—	—	ns
Set-up Time for DATA	$t_{setup\,(D)}$		60	—	—	ns
Hold Time for DATA	$t_{hold\,(D)}$		20	—	—	ns
Set-up Time for LATCH	$t_{setup\,(L)}$		100	—	—	ns
Hold Time for ENABLE	$t_{hold\,(L)}$		60	—	—	ns
Clock Frequency	f_{CLK}	$V_{DD} = 4.5 \sim 5.5\ V$, Cascade Operation	10.0	—	—	MHz
Power Dissipation	P_D	Ta = 85°C (FN-type On PCB)	—	—	0.50	W

ELECTRICAL CHARACTERISTICS (Ta = 25°C unless otherwise noted)

CHARACTERISTIC		SYMBOL	TEST CIRCUIT	CONDITION		MIN.	TYP.	MAX.	UNIT
Input Voltage	"H" Level	V_{IH}	1	—		$0.7V_{DD}$	—	V_{DD}	V
	"L" Level	V_{IL}		—		GND	—	$0.3V_{DD}$	
Output Leakage Current		I_{OH}	1	V_{OH} = 15.0 V		—	—	10	μA
Output Voltage	SERIAL -OUT1, 2	V_{OH}	1	I_{OH} = − 1.0 mA		—	—	0.4	V
		V_{OL}		I_{OL} = + 1.0 mA		4.6	—	—	
Output Current 1		I_{OL1}	1	V_{CE} = 0.7 V	R_{EXT} = 520 Ω, HIGH / LOW = "L"	31.7	37.5	43.1	mA
	Current Skew	dI_{OL1}				—	± 1.5	± 6.0	%
Output Current 2		I_{OL2}	1	V_{CE} = 1.0 V	R_{EXT} = 160 Ω, HIGH / LOW = "H"	104.0	123.0	141.4	mA
	Current Skew	dI_{OL2}				—	± 1.5	± 6.0	%
Supply Voltage Regulation		% / V_{DD}	1	Ta = − 40~ + 85°C		—	+ 1.5	+ 5.0	% / V
Pull-up Resistor		$R_{IN (up)}$	1			100	200	400	kΩ
Pull-down Resistor		$R_{IN (down)}$				100	200	400	
Supply Current	"OFF"	$I_{DD (off) 1}$	1	R_{EXT} = OPEN OUT0~7 = off		—	1.0	2.0	mA
		$I_{DD (off) 2}$		R_{EXT} = 260 Ω OUT0~7 = off		—	10.0	15.0	
		$I_{DD (off) 3}$		R_{EXT} = 160 Ω OUT0~7 = off		—	16.0	21.0	
	"ON"	$I_{DD (on) 1}$		R_{EXT} = 260 Ω OUT0~7 = on		—	23.1	40.5	
		$I_{DD (on) 2}$		R_{EXT} = 160 Ω OUT0~7 = on		—	33.0	62.1	

SWITCHING CHARACTERISTICS (Ta = 25°C unless otherwise noted)

| CHARACTERISTIC		SYMBOL	TEST CIRCUIT	CONDITION	MIN.	TYP.	MAX.	UNIT
Propagation Delay Time ("L" To "H")	SIN-OUTn	t_{pLH}	2	V_{DD} = 5.0 V V_{CE} = 1.0 V V_{IH} = V_{DD}, V_{IL} = GND R_{EXT} = 260 Ω, R_L = 32 Ω I_{OUT} = 125 mA, C_L = 10.5 pF t_{or} : 10% to 90% t_{of} : 90% to 10% t_{pLH} : 50% to 10% t_{pHL} : 50% to 90%	—	500	1000	ns
	LATCH-OUTn				—	500	1000	
	ENABLE-OUTn				—	500	1000	
	CLK-SOUTn				—	30	70	
Propagation Delay Time ("H" To "L")	SIN-OUTn	t_{pHL}	2		—	500	1000	ns
	LATCH-OUTn				—	500	1000	
	ENABLE-OUTn				—	500	1000	
	CLK-SOUTn				—	30	70	
Pulse Width	CLK	t_w CLK, /CLK	2		—	20	30	ns
	LATCH	t_w LAT, /LAT			—	10	25	
Set-Up Time for LATCH / SIN	L-H	$t_{setupLAT}$ & SIN	2		—	25	50	ns
	H-L				—	25	50	
Hold Time for LATCH / SIN	L-H	t_{hold} LAT / SIN	2		—	0	15	ns
	H-L				—	0	15	
Maximum CLOCK Rise Time		t_r	2		—	—	10	μs
Maximum CLOCK Fall Time		t_f	2		—	—	10	μs
Output Rise Time		t_{or}	2		300	600	1000	ns
Output Fall Time		t_{of}	2		300	600	1000	ns

TEST CIRCUIT
DC characteristic

AC characteristic

## TIMING WAVEFORM

1. CLOCK-SERIAL OUT, OUTn

2. CLOCK- / LATCH

3. / ENABLE-OUTn

I_{OUT} – DUTY CYCLE

Ta = 25 (°C)
Ta = 60 (°C)
Ta = 85 (°C)

V_{DD} = 5.0 V
Tj = 120°C
8 bit Active
V_{CE} = 1.0 V

I_{OUT} – DUTY CYCLE

Ta = 25 (°C)
Ta = 60 (°C)
Ta = 85 (°C)

V_{DD} = 5.0 V
Tj = 120°C
8 bit Active
V_{CE} = 0.7 V

Ta – P_D

① ON PCB
② FREE AIR

LED DRIVER TB6270X SERIES APPLICATION NOTE

R-EXT – I_{OUT}

HIGH / LOW = "H"
HIGH / LOW = "L"

R-EXT – I_{OUT}

HIGH / LOW = "H"
HIGH / LOW = "L"

TOTAL SUPPLY VOLTAGE (V_{LED})

This device can operate 0.7~1.0 V (V_O).
When a higher voltage is input to the device, the excess voltage is consumed inside the device, that leads to power dissipation.
In order to minimize power dissipation and loss, we would like to recommend to set the total supply voltage as shown below,

V_{LED} (total supply voltage) = V_{CE} (Tr V_{sat}) + V_f (LED Forward voltage) + V_O (IC supply voltage)

When the total supply is too high considering the power dissipation of this device, an additional R can decrease the supply voltage.

$$R = \frac{V_{LED} - V_f(LED) - V_O(Min.)}{I_O(Max.) \times BIT(Max.)}$$

PATTERN LAYOUT

This device owns only one ground pin that means signal ground pin power ground pin are common. If ground pattern layout contains large inductance and impedance, and the voltage between ground and LATCH, CLOCK terminals exceeds 2.5 V by switching noise in operation, this device may miss-operated. So we would like you to pay attention to pattern layout to minimize inductance.

APPLICATION CIRCUIT

OUTLINE DRAWING

SSOP20-P-225-0.65A

Unit : mm

Weight : 0.14 g (Typ.)