

TC514410AP/AJ/ASJ/AZ-60

1,048,576 WORD \times 4 BIT DYNAMIC RAM

* This is advanced information and specifications are subject to change without notice.

DESCRIPTION

The TC514410AP/AJ/ASJ/AZ is the new generation dynamic RAM organized 1,048,576 words by 4 bits. The TC514410AP/AJ/ASJ/AZ utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC514410AP/AJ/ASJ/AZ to be packaged in a standard 20 pin plastic DIP, 26/20 pin plastic SOJ (300/350mil) and 20 pin plastic ZIP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of $5V \pm 10\%$ tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

FEATURES


- 1,048,576 word by 4 bit organization
- Fast access time and cycle time

	TC514410AP/AJ/ASJ/AZ-60
t_{RAC} \overline{RAS} Access Time	60ns
t_{AA} Column Address Access Time	30ns
t_{CAC} \overline{CAS} Access Time	20ns
t_{RC} Cycle Time	110ns
t_{PC} Fast Page Mode Cycle Time	45ns

PIN NAMES


A0~A9	Address Inputs
\overline{RAS}	Row Address Strobe
\overline{CAS}	Column Address Strobe
WB/ \overline{WE}	Write Per Bit/Read/Write Input
\overline{OE}	Output Enable
W1/I01~W4/I04	Write Select/Data Input/Output
V_{CC}	Power (+5V)
V_{SS}	Ground

PIN CONNECTION (TOP VIEW)



- Single power supply of $5V \pm 10\%$ with a built-in V_{BB} generator
- Low Power
660mW MAX. Operating (TC514410AP/AJ/ASJ/AZ-60)
5.5mW MAX. Standby
- Output unlatched at cycle end allows two-dimensional chip selection
- Read-Modify-Write, \overline{CAS} before \overline{RAS} refresh, \overline{RAS} -only refresh, Hidden refresh, Write per Bit, Fast Page Mode and Test Mode capability
- All inputs and outputs TTL Compatible
- 1024 refresh cycles/16ms
- Package
TC514410AP : DIP20-P-300C
TC514410AJ : SOJ26-P-350
TC514410ASJ : SOJ26-P-300A
TC514410AZ : ZIP20-P-400A

BLOCK DIAGRAM



TC514410AP/AJ/ASJ/AZ-60

ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTES
Input Voltage	V_{IN}	-1~7	V	1
Output Voltage	V_{OUT}	-1~7	V	1
Power Supply Voltage	V_{CC}	-1~7	V	1
Operating Temperature	T_{OPR}	0~70	°C	1
Storage Temperature	T_{STG}	-55~150	°C	1
Soldering Temperature · Time	T_{SOLDER}	260 · 10	°C · sec	1
Power Dissipation	P_D	700	mW	1
Short Circuit Output Current	I_{OUT}	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (Ta = 0~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
V_{CC}	Supply Voltage	4.5	5.0	5.5	V	2
V_{IH}	Input High Voltage	2.4	-	6.5	V	2
V_{IL}	Input Low Voltage	-1.0	-	0.8	V	2

TC514410AP/AJ/ASJ/AZ-60

DC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0 \sim 70^\circ C$)

SYMBOL	PARAMETER		MIN.	MAX.	UNITS	NOTES
I_{CC1}	OPERATING CURRENT Average Power Supply Operating Current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} \text{ MIN.}$)	TC514410AP/AJ/ASJ/AZ-60	–	120	mA	3, 4 5
I_{CC2}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS} = \overline{CAS} = V_{IH}$)		–	2	mA	
I_{CC3}	\overline{RAS} ONLY REFRESH CURRENT Average Power Supply Current, \overline{RAS} Only Mode (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$; $t_{RC} = t_{RC} \text{ MIN.}$)	TC514410AP/AJ/ASJ/AZ-60	–	120	mA	3, 5
I_{CC4}	FAST PAGE MODE CURRENT Average Power Supply Current, Fast Page Mode ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t_{PC} = t_{PC} \text{ MIN.}$)	TC514410AP/AJ/ASJ/AZ-60	–	70	mA	3, 4 5
I_{CC5}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)		–	1	mA	
I_{CC6}	\overline{CAS} BEFORE \overline{RAS} REFRESH CURRENT Average Power Supply Current, \overline{CAS} Before \overline{RAS} Mode (\overline{RAS} , \overline{CAS} Cycling: $t_{RC} = t_{RC} \text{ MIN.}$)	TC514410AP/AJ/ASJ/AZ-60	–	120	mA	3, 5
$I_I (L)$	INPUT LEAKAGE CURRENT Input Leakage Current, any input ($0V \leq V_{IN} \leq 6.5V$, All Other Pins not under Test = $0V$)		– 10	10	μA	
$I_O (L)$	OUTPUT LEAKAGE CURRENT (D_{OUT} is disabled, $0V \leq V_{OUT} \leq 5.5V$)		– 10	10	μA	
V_{OH}	OUTPUT LEVEL Output "H" Level Voltage ($I_{OUT} = -5mA$)		2.4	–	V	
V_{OL}	OUTPUT LEVEL Output "L" Level Voltage ($I_{OUT} = 4.2mA$)		–	0.4	V	

TC514410AP/AJ/ASJ/AZ-60

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{CC} = 5V \pm 10\%$, $T_a = 0 \sim 70^\circ C$) (Notes 6, 7, 8)

SYMBOL	PARAMETER	TC514410AP/AJ/ASJ/AZ-60		UNIT	NOTES
		MIN.	MAX.		
t_{RC}	Random Read or Write Cycle Time	110	—	ns	
t_{RMW}	Read-Modify-Write Cycle Time	165	—	ns	
t_{PC}	Fast Page Mode Cycle Time	45	—	ns	
t_{PRMW}	Fast Page Mode Read-Modify-Write Cycle Time	100	—	ns	
t_{RAC}	Access Time from \overline{RAS}	—	60	ns	9, 14 15
t_{CAC}	Access Time from \overline{CAS}	—	20	ns	9, 14
t_{AA}	Access Time from Column Address	—	30	ns	9, 15
t_{CPA}	Access Time from \overline{CAS} Precharge	—	40	ns	9
t_{CLZ}	\overline{CAS} to output in Low-Z	0	—	ns	9
t_{OFF}	Output Buffer Turn-off Delay	0	20	ns	10
t_T	Transition Time (Rise and Fall)	3	50	ns	8
t_{RP}	\overline{RAS} Precharge Time	40	—	ns	
t_{RAS}	\overline{RAS} Pulse Width	60	10,000	ns	
t_{RASP}	\overline{RAS} Pulse Width (Fast Page Mode)	60	200,000	ns	
t_{RSH}	\overline{RAS} Hold Time	20	—	ns	
t_{RHCP}	\overline{RAS} Hold Time From \overline{CAS} Precharge (Fast Page Mode)	40	—	ns	
t_{CSH}	\overline{CAS} Hold Time	60	—	ns	
t_{CAS}	\overline{CAS} Pulse Width	20	10,000	ns	
t_{ACD}	\overline{RAS} to \overline{CAS} Delay Time	20	40	ns	14
t_{RAD}	\overline{RAS} to Column Address Delay Time	15	30	ns	15
t_{CRP}	\overline{CAS} to \overline{RAS} Precharge Time	5	—	ns	
t_{CP}	\overline{CAS} Precharge Time	10	—	ns	
t_{ASR}	Row Address Set-Up Time	0	—	ns	
t_{RAH}	Row Address Hold Time	10	—	ns	
t_{ASC}	Column Address Set-Up Time	0	—	ns	
t_{CAH}	Column Address Hold Time	15	—	ns	
t_{RAL}	Column Address to \overline{RAS} Lead Time	30	—	ns	
t_{RCS}	Read Command Set-Up Time	0	—	ns	
t_{RCH}	Read Command Hold Time	0	—	ns	11

TC514410AP/AJ/ASJ/AZ-60

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER	TC514410AP/AJ/ASJ/AZ-60		UNITS	NOTES
		MIN.	MAX.		
t_{RRH}	Read Command Hold Time referenced to \overline{RAS}	0	—	ns	11
t_{WCH}	Write Command Hold Time	10	—	ns	
t_{WP}	Write Command Pulse Width	10	—	ns	
t_{RWL}	Write Command to \overline{RAS} Lead Time	20	—	ns	
t_{CWL}	Write Command to \overline{CAS} Lead Time	20	—	ns	
t_{DS}	Data Set-Up Time	0	—	ns	12
t_{DH}	Data Hold Time	15	—	ns	12
t_{REF}	Refresh Period	—	16	ms	
t_{WCS}	Write Command Set-Up Time	0	—	ns	13
t_{CWD}	\overline{CAS} to \overline{WE} Delay Time	50	—	ns	13
t_{RWD}	\overline{RAS} to \overline{WE} Delay Time	90	—	ns	13
t_{AWD}	Column Address to \overline{WE} Delay Time	60	—	ns	13
t_{CPWD}	\overline{CAS} Precharge to \overline{WRITE} Delay Time	70	—	ns	13
t_{CSR}	\overline{CAS} Set-Up Time (\overline{CAS} before \overline{RAS} Cycle)	5	—	ns	
t_{CHR}	\overline{CAS} Hold Time (\overline{CAS} before \overline{RAS} Cycle)	15	—	ns	
t_{RPC}	\overline{RAS} to \overline{CAS} Precharge Time	0	—	ns	
t_{CPT}	\overline{CAS} Precharge Time (\overline{CAS} before \overline{RAS} Counter Test Cycle)	30	—	ns	
t_{ROH}	\overline{RAS} Hold Time referenced to \overline{OE}	10	—	ns	
t_{OEA}	\overline{OE} Access Time	—	20	ns	
t_{OED}	\overline{OE} to Data Delay	20	—	ns	
t_{OEZ}	Output buffer turn off Delay Time from \overline{OE}	0	20	ns	
t_{OEH}	\overline{OE} Command Hold Time	20	—	ns	
t_{WBS}	Write Per Bit Set-Up Time	0	—	ns	
t_{WBH}	Write Per Bit Hold Time	10	—	ns	
t_{WDS}	Write Per Bit Selection Set-Up Time	0	—	ns	
t_{WDH}	Write Per Bit Selection Hold Time	10	—	ns	

TC514410AP/AJ/ASJ/AZ-60

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER	TC514410AP/AJ/ASJ/AZ-60		UNIT	NOTES
		MIN.	MAX.		
t_{WTS}	Write Command Set-up Time	10	—	ns	
t_{WTH}	Write Command Hold Width	10	—	ns	
t_{WRP}	\overline{WE} to \overline{RAS} Precharge Time	10	—	ns	
t_{WRH}	\overline{WE} to \overline{RAS} Hold Time	10	—	ns	

TC514410AP/AJ/ASJ/AZ-60

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS IN THE TEST MODE ($V_{CC} = 5V \pm 10\%$, $T_a = 0 \sim 70^\circ C$) (Notes 6, 7, 8)

SYMBOL	PARAMETER	TC514410AP/AJ/ASJ/AZ-60		UNIT	NOTES
		MIN.	MAX.		
t_{RC}	Random Read or Write Cycle Time	115	—	ns	
t_{PC}	Fast Page Mode Cycle Time	50	—	ns	
t_{RAC}	Access Time from \overline{RAS}	—	65	ns	9,14, 15
t_{CAC}	Access Time from \overline{CAS}	—	25	ns	9,14
t_{AA}	Access Time from Column Address	—	35	ns	9,15
t_{CPA}	Access Time from \overline{CAS} Precharge	—	45	ns	9
t_{RAS}	\overline{RAS} Pulse Width	65	10,000	ns	
t_{RASP}	\overline{RAS} Pulse Width (Fast Page Mode)	65	200,000	ns	
t_{RSH}	\overline{RAS} Hold Time	25	—	ns	
t_{CSH}	\overline{CAS} Hold Time	65	—	ns	
t_{RHCP}	\overline{CAS} Precharge to \overline{RAS} Hold Time	45	—	ns	
t_{CAS}	\overline{CAS} Pulse Width	25	10,000	ns	
t_{RAL}	Column Address to \overline{RAS} Lead Time	35	—	ns	

CAPACITANCE ($V_{CC} = 5V \pm 10\%$, $f = 1MHz$, $T_a = 0 \sim 70^\circ C$)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C_{I1}	Input Capacitance (A0~A9)	—	5	pF
C_{I2}	Input Capacitance (\overline{RAS} , \overline{CAS} , $\overline{WB}/\overline{WE}$, \overline{OE})	—	7	pF
C_O	Input/Output Capacitance (W1/O1~W4/O4)	—	7	pF


TC514410AP/AJ/ASJ/AZ-60

NOTES:


1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. $ICC1$, $ICC3$, $ICC4$, $ICC6$ depend on cycle rate.
4. $ICC1$, $ICC4$ depend on output loading. Specified values are obtained with the output open.
5. Column address can be changed once or less while $\overline{RAS}=V_{IL}$ and $\overline{CAS}=V_{IH}$.
6. An initial pause of 200 μ s is required after power-up followed by 8 \overline{RAS} only refresh before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 \overline{CAS} before \overline{RAS} refresh cycles instead of 8 \overline{RAS} refresh cycles are required.
7. AC measurements assume $t_T=5$ ns.
8. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
9. Measured with a load equivalent to 2 TTL loads and 100pF.
10. t_{OFF} (max.) and defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
11. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
12. These parameters are referenced to \overline{CAS} leading edge in early write cycles and to \overline{WRITE} leading edge in Read-Write cycles.
13. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min.})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; If $t_{RWD} \geq t_{RWD}(\text{min.})$, $t_{CWD} \geq t_{CWD}(\text{min.})$, $t_{AWD} \geq t_{AWD}(\text{min.})$ and $t_{CPWD} \geq t_{CPWD}(\text{min.})$ (Fast Page Mode), the cycle is a Read-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
14. Operation within the $t_{RCD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met.
 $t_{RCD}(\text{max.})$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
15. Operation within the $t_{RAD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met.
 $t_{RAD}(\text{max.})$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, then access time is controlled by t_{AA} .

TC514410AP/AJ/ASJ/AZ-60

READ CYCLE




WRITE CYCLE (EARLY WRITE)



TC514410AP/AJ/ASJ/AZ-60


WRITE CYCLE (\overline{OE} CONTROLLED WRITE)




Note: $D_{OUT} = OPEN$

■ : "H" or "L"


READ - MODIFY - WRITE CYCLE



FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE




TC514410AP/AJ/ASJ/AZ-60

FAST PAGE MODE READ-MODIFY-WRITE CYCLE



RAS ONLY REFRESH CYCLE




□ : "H" or "L"

Note: WRITE, OE = "H" or "L"

TC514410AP/AJ/ASJ/AZ-60

CAS BEFORE RAS REFRESH CYCLE




Note: D_{IN} , \overline{OE} , $A0 \sim A9 = "H" \text{ or } "L"$


▨ : "H" or "L"

TC514410AP/AJ/ASJ/AZ-60

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)




TC514410AP/AJ/ASJ/AZ-60

CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



TC514410AP/AJ/ASJ/AZ-60

WE, CAS BEFORE RAS REFRESH CYCLE



TC514410AP/AJ/ASJ/AZ-60

APPLICATION INFORMATION

ADDRESSING

The 20 address bits required to decode 1 of the 1,048,576 cell locations within the TC51410AP/AJ/ASJ/AZ are multiplexed onto the 10 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks.

The first clock, the Row Address Strobe (\overline{RAS}), latches the 10 row address bits into the chip. The second clock, the Column Address Strobe (\overline{CAS}), subsequently latches the 10 column address bits into the chip. Each of these signals, \overline{RAS} , and \overline{CAS} , triggers a sequence of events which are controlled by different delayed internal clocks.

The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the \overline{CAS} clock sequence are inhibited until the occurrence of a delayed signal derived from the \overline{RAS} clock chain. The "gated \overline{CAS} " feature allows the \overline{CAS} clock to be externally activated as soon as the Row Address Hold Time specification (t_{RAH}) has been satisfied and the address inputs have been changed from Row address to Column address information.

DATA INPUTS

A write cycle is performed by bringing ($\overline{WB}/\overline{WE}$) low during the $\overline{RAS}/\overline{CAS}$ operation. The falling edge of \overline{CAS} or ($\overline{WB}/\overline{WE}$) strobes data on (W_i) IOi into the on-chip data latch. To make use of the write-per-bit capability $\overline{WB}/\overline{WE}$ must be low as \overline{RAS} falls. In this case data bits to which the write operation is applied can be specified by keeping W_i (IOi) high with set-up and hold times referenced to the \overline{RAS} negative transition. For those data bits of W_i (IOi) that are kept low as \overline{RAS} falls the write operation is inhibited on the chip if $\overline{WB}/\overline{WE}$ is high as \overline{RAS} falls, the write-per-bit capability does not work and the write operation is performed for all four data bits.

DATA OUTPUTS

The three-state output buffers provide direct TTL compatibility with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The outputs are in the high-impedance state until \overline{CAS} is brought low. In a read cycle the outputs go active after the access time interval t_{RAC} and t_{OEA} are satisfied.

The outputs become valied after the access time has elapsed and remains valied while \overline{CAS} and \overline{OE} are low. \overline{CAS} or \overline{OE} going high returns it to a high impedance state. In an early-write cycle, the outputs are always in the high-impedance state. In a delayed-write or read-modify-write cycle, the outputs will follow the sequence for the read cycle.

The \overline{OE} controls the impedance of the output buffers. In the logic high position the buffers will remain in a high impedance state.

When the \overline{OE} input is brought to a logical low level, the output buffer are enabled. Both \overline{CAS} and \overline{OE} can control the output. Thus in a read operation, either \overline{OE} or \overline{CAS} returning high forces the outputs into the high impedance state.

$\overline{\text{RAS}}$ ONLY REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 512 row address (A0~A9) within each 16 millisecond time interval.

Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with " $\overline{\text{RAS}}$ -only" cycles.

$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH


$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refreshing available on the TC514410AP/AJ/ASJ/AZ offers an alternate refresh method. If $\overline{\text{CAS}}$ is held on low for the specified period (t_{CSR}) before $\overline{\text{RAS}}$ goes to low, on chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh operation.

PAGE MODE

The "Page-Mode" feature of the TC514410AP/AJ/ASJ/AZ allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and maintaining the $\overline{\text{RAS}}$ signal at a logic 0 throughout all successive memory cycles in which the row address is common. This "Page-Mode" of operation will not dissipate the power associated with the negative going edge of RAS. Also, the time required for strobing in a new address is eliminated, thereby decreasing the access and cycle times.

HIDDEN REFRESH

An optional feature of the TC514410AP/AJ/ASJ/AZ is that refresh cycles may be performed while maintaining valid data at the output pin. This is referred to as Hidden Refresh. Hidden Refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} , and taking $\overline{\text{RAS}}$ high and after a specified precharge period (t_{RP}), executing a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle. (see Figure below)



This feature allows a refresh cycle to be "Hidden" among data cycles without affecting the data availability.

TC514410AP/AJ/ASJ/AZ-60

$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST

The internal refresh operation of TC514410AP/AJ/ASJ/AZ can be tested by $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST. This cycle performs READ/WRITE operation taking the internal counter address as row address and the input address as column address.

The test is performed after a minimum of 8 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycles as initialization cycles. The test procedure is as follows.

- ① Write "0" into all the memory cells at normal write mode.
- ② Select one certain column address and read "0" out and write "1" in each cell by performing $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST (READ-WRITE CYCLE). Repeat this operation 512 times.
- ③ Check "1" out of 512 bits at normal read mode, which was written at ②.
- ④ Using the same column as ②, read "1" out and write "0" in each cell performing $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST. Repeat this operation 512 times.
- ⑤ Check "0" out of 512 bits at normal read mode, which was written at ④.
- ⑥ Perform the above ① to ⑤ to the complement data.

TEST MODE

The TC514410AP/AJ/ASJ/AZ is the RAM organized 1,048,576 words by 4 bits, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. A₀₀ is not used. If, upon reading, two bits on one I/O pin are equal (all "1"s or "0"s), the I/O pin indicates a "1". If they were not equal, the I/O pin would indicate a "0". Fig. 1 shows the block diagram of TC514410J/Z. In "Test Mode", the 1M×4 DRAM can be tested as if it were a 512K×4 DRAM.

" $\overline{\text{WE}}$, $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle" puts the device into "Test Mode". And " $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle" or " $\overline{\text{RAS}}$ Only Refresh Cycle" puts it back into "Normal Mode". In the Test Mode, " $\overline{\text{WE}}$, $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle" performs the refresh operation with the internal refresh address counter. The "Test Mode" function reduces test times (1/2 in case of N test pattern).

