「ないないないないというというとは、これでものできないと G

INTEGRATED CIRCUIT

TC8830F

c2mos voice recording/reproducing LSI

TC8830F

ll July, 1986

Revision 1 June, 1987



TOSHIBA INTEGRATED CIRCUIT TECHNICAL DATA

[1] GENERAL

The TC8830F is a single chip C MOS LSI for voice recording and reproducing LSI using the ADM (Adpative Delta Modulation) system. Voice recording and reproducing can be made by externally connecting S-RAM for voice data recording.


Features

- (1) S-RAM is used to record voice data.


 Maximum 4 units of 64 Kbit or 256 Kbit S-RAM can be connected directly.
- (2) Recording and reproducing of up to 16 phrases are possible (at the manual control). At the CPU control, number of phrases can be further increased.
- (3) Direct access to phrases (instantaneous reproducing of phrase heads) is possible.
- (4) CPU control type and manual control type are selectable.
- (5) 4 kinds of bit rates (32 Kbps, 16 Kbps, 11 Kbps, 8 Kbps) are selectable.
- (6) A microphone is connectable directly as the microphone amplifier has been built in.
- (7) Built-in band-pass filter for cutting unnecessary band of synthesized voice.
- (3) Standby function making voice data reproducing possible.
- (9) Built-in oscillation circuit for ceramic vibrator.
- (10) 5V single power supply operation.

*

- [2] EXAMPLE OF VOICE RECORDING/REPRODUCING DEVICE LSI SYSTEM CONFIGURATION
 - 2.1 Example of manual control system configuration




2.2 Example of CPU control system configuration



500

INTEGRATED CIRCUIT TECHNICAL DATA

[3] BLOCK DIAGRAM



TC8830F

TOSHIBA INTEGRATED CIRCUIT

3.1 Block diagram

Address counter	The 20-bit counter to show external S-RAM address. Address value is increased by one per 8 samplings during the recording
	and reproducing operations. At the CPU control, a value can be set by command and further, that value can also be read out.
Stop address register	The 20-bit register to show address to stop the recording operation and reproducing operation.
Address comparator	Detects matching of the address counter and the stop address register. When detected matching, directs stop of the address counter.
Index register	Shows address of the index area on S-RA! in the label index mode.
Status register	The 4-bit register showing the internal status. When RT pin is set to LOW level at time of the CPU control, contents of this register are output to PO ~P3 pins.
CPU I/F	The interface circuit with external CPU or peripheral device I/O ports. Forther, this circuit contains the chattering preventive circuit which becomes valid only in the manual mode
S-RAM I/F	The interface circuit for externally connecting S-RAM.
Microphone Amp 1	The microphone amplifier for directly connecting.
Microphone Amp 2	A microphone. Output from the microphone amplifier defects around analog reference voltage (Vref).
Band-pass filter	The band-pass filter to cut off unnecessary bands at reproduc- ing. This filter consists of a primary high-pass filter and a secondary low-pass filter.

TC8830F

TOSHIBA INTEGRATED CIRCUIT

[4] SPECIFICATION

Voice analyzing/ synthesizing system	ADM (Adpative Delta Modulation) system	
Bit rate	32 Kbps/16 Kbps/11 Kbps/8 Kbps	
	In manual control	16
	In manual control (Auto phrase function)	63
Number of maximum	Direct mode in CPU control	No res- triction
	Lable index mode in CPU control	63
Operating frequency	512 kHz (Typ.)	

TC8830F

[5] OPERATIONAL DESCRIPTION

When composing a voice recording and reproducing system using the TC3830F, there are two controls; the manual control which perform the control by directly connecting switches, etc. and the CPU control which performs the control by connecting external CPU or I/O ports of peripheral device to the TC8830F.

5.1 Manual control (CPUM pin="L")

The input pins for controlling the TC8830F are 14 pins of P0, P1, P2, P3, \overline{WR} , \overline{RD} , PH0, PH1, PH2, PH3, STBY, CPUM, 256K and \overline{ACL} .

When the CPUM pin out of these pins is set at "L" level, the TC8830F is set at the manual control.

5.1.1 Selection of phrases

-


17

16 phrases from phrase No. 0 to phrase No. 15 can be recorded by setting 4 input pins of PHO ~PH3. Likewise, the direct access (instantaneous reproducing of phrase heads) reproducing of 16 phrases from phrase No. 0 to phrase No. 15 by setting 4 input pins of PHO ~PH3. In addition, recording and reproducing up to 63 phrases are possible by using the auto-phrase function which is described later.

Selection of Phrases

MSB PH3	PH2	PH1	LSB PHO
0	0	0	0
. 0	0	0	1
0	0	1	0
÷	+	÷	÷
1	1	1	1 .
	PH3 0 0 0	PH3 PH2 0 0 . 0 0 0 0	PH3 PH2 PH1 0 0 0 . 0 0 0 0 0 1

l="h" level
0="L" level




[Note] When recording multiples number of phrases, set up phrase Nos. in order of smaller numbers as shown in example 1.

Further, when reproducing recorded phrases, desired phrases can be reproducing as many as desired in any order.


5.1.2 Auto-phrase function P2 (AUTO) pin="H"

Phrase No. can be increased automatically by one at a time when P2 pin is set to "H" level. At this time, initial value of phrase No. is decided by phrase No. shown by PHO ~PH3 pin when P2 pin is changed from "L" level to "H" level.

Recording Mode P3(REC)="H"



Reproducing Mode P3(REC)="L"



[NOTE] 1: When P2 pin is at "H" level, setup of PHO ~PH3 pin has no meaning.

- 2: Setup of phrases by the auto-phrase function is valid from phrase No. 0 to phrase No. 62. If phrases in excess of phrase No. 62 are recorded, erroneous data are recorded on RAM. Therefore, be careful not to record phrases by exceeding phrase No. 62.
- 3: Direct access reproducing (instantaneous reproducing of phrase heads) is not possible for phrases from phrase No. 16 through phrase No. 62.

5.1.3 Selection of bit rates

Bit rate is selectable from 4 kinds; 32Kpbs, 16Kbps, 11Kbps and 8Kbps by setting up the $\overline{\rm RD}$ and $\overline{\rm WR}$ pins.


		_		
Salact	ion	οĒ	bit	rate

Bit rate	Division Ratio from original oscillation	₹	₹Ū
8K bps	64	0	0
11%	48	0	1
16K	32	1	0
32K	16	1	1

0 ... "L" level

[NOTE] The WR and RD pins should be set up before starting the recording/ reproducing, and under the state of recording/reproducing operations, they should be kept in HOLD data.

5.1.4 Status change at manual control



5.1.5 Setting up recording mode, reproducing mode

The recording and reproducing are changed over by the P3 pin.

The TC8830F if set in the recording mode when the P3 pin is at "H" level and in the reproducing mode at "L" level.

Ĭ¥

¥.


5.1.6 Recording P3(REC) pin="H"

When the PO pin is set to "H" level in the recording mode, the recording starts. During the recording state, the TC8830F writes voice analysis data onto external RAM. Addresses at this time are controlled by the internal address counter.

To halt the recording, set the Pl pin to "H" level. This ends the recording of one phrase. When multiple phrases are to be recorded, refer to 5.1.2 "Selection of Phrases".

Further, when the address counter reaches the final address of RAM in the recording state, the recording is stopped automatically by the address overflow detector which is built in the TC8830F. Though the final address of RAM differs depending upon number of RAMs to be connected, the TC8830F copes with automatically.

P3(REC)="H"




by the address overflow detector

- [NOTE] . During the recording operation, input to the PO pin is not accepted.
 - When the address overflow detector detects the final address of RAM and stops the recording automatically, the recording operation cannot be started unless the TC8830F is initialized by the ACL input.

5.1.7 Reproducing P3(REC) pin="L"


When the PO pin is changed over to "H" level from "L" level in the reproducing mode, the reproducing starts. Under the reproducing operation state, the TC8830F reads data, which were analyzed and recorded in the recording state, from external RAM, synthesizes and reproduces voices. When reproducing of one phrase ends, the TC8830F is places automatically in the reproducing waiting state for reproducing next phrase. Further, when selecting phrases to be reproduced, refer to "5.1.2 selection of phrases".

P3(REC)="L"



When the reproducing stops automatically by the address comparator

- [NOTE] During the reproducing operation, input to the PO pin is not accepted.
 - When the recording operation and the reproducing operation starts, there is the following restriction between the PO pin input and the Pl input.




5.1.8 Pause function


In the reproducing mode it is possible to pause the reproducing during the reproducing operation by setting the Pl pin to "H" level. To reproduce the paused phrase continuously, set the PO pin to "H" level. Further, if the Pl pin is once more set at "H" level in the pause state, the TC8830F is ready to accept the reproducing operation.

P3(REC)="L"

では、日本のでは、日本には、日本のでは、日本のでは、日本のでは、日本のでは、日本のでは、日本のでは、日



P3(REC)="L"



5.1.9 Recording/reproducing time

Recording/reproducing time is determined by type and quantity of RAMs to connected to the TC8830F and bit rate.

Recording	reproducin	g time
-----------	------------	--------

Recording/	Recording/reproducing time (sec) Bit rate					
External reproducing time						
RAM	32Kpbs	16Kbps	11Kbps	8Kbps		
64K S-RAM 1 pc	2	4	6	· 8		
2 pcs	4	8	12	16		
3 pcs	6	12	18	24		
4 pcs	8	16	24	32		
256K S-RAM 1 pc	8	16	24	32		
2 pcs	16	32	48	64		
3 pcs	24	48	72	96		
4 pcs	32	64	96	128		


Maximum 4 units of 64K S-RAM of 256K S-RAM can be connected directly to the TC8830F. To connect 64K S-RAM, set the 256K pin at "L" level, and to connect 256K S-RAMs, fix the 256K pin at "H" level.

[NOTE] • In the recording operation and reproducing state, do not change the level of the 256K pin.

5.1.10 Chattering preventive circuit

を見られている しょうかんけんかい シンプ

To prevent the malfunction by chattering of switches connected to the PO \sim P3 pins at the manual control, the chattering preventive circuit acts. The chattering preventive time is about 64ms (fosc=512kHz).



5.2 CPU control CPUM Pin="H"

When the CPUM pin is set at "H" level, the TC8830F is set at the CPU control, the operation of the TC8830F can be controlled by 11 kinds of commands using the P0 \sim P3, RD and $\overline{\rm WR}$ pins. At this time, there are 2 kinds of control modes; the direct mode in which the start and end addresses of the address counter are set up by commands and the label index mode in which this address setting is performed by the TC8830F itself. Further, the built-in 4-bit status register allows to read the status of the TC8830F externally as required.

[NOTE] In the recording operation and reproducing state, do not change the level of the CPUM pin.

5.2.1 Explanation of commands

List of commands

List of commands							
Command	Code PPPP	Functions					
Name	3210						
NOP	0001	Sets up the reproducing mode. In addition, resets OVER bit of					
	 	the status register.					
START	0010	Starts the recording or reporducing operation in the direct mode from the address shown by the address counter.					
STOP	0010	Stops the recording or reproducing operation. When this command is input to stop the recording started by the LABEL command, an operation to write a value of the address counter at time of the stop into the index area of RAM is performed. Further, when this command is input during the reproducing by the LABEL command, the pause state is resulted. When the START command is input successively, the TC8830F is placed in the reproducing state and input of the STOP command puts the TC8830F in the reproducing waiting state.					
ADLD1	0100	Sets address in the address counter by 5 mibble data following this command. After executing this command, the TC8830F is placed in the display waiting state.					
CNDT	0110	Designates bit rate and validity/invalidity of the address over- flow detector by 1 nibble data following this command. After executing this command, the TC8830F is placed in the display waiting state.					
LABLE	0111	Designating phrase No. (0 \sim 62) by 2 nibble data following this command, starts the recording/reproducing. Input of this command in the recording mode writes contents of the address counter into the index area of RAM and then, starts the recording. In case of the reproducing mode, starts the reproducing after reading start address and stop address from the index area of RAM.					

INTEGRATED CIRCUIT

ADRD	1000	Reads out contents of the address counter by 4 bits at a time in turn from the lower order by 5 successive read accesses. During this period, contents of the status register cannot be read. After executing this command, the TC8830F is ready to accept the reproducing operation.
REC	1001	Sets up the recording mode.
DTRD	1010	Reads data out of RAM by 2 successive read accesses. Readout address at this time is shown by the address counter. Further, this command does not change the address counter value. After executing this command, the TC8830F is ready to accept the reproducing operation.
DTWR	1011	Writes successive 2-nibble data onto RAM. Write address at this time is shown by the address counter. Further, this command does not change the address counter value. After executing this command, the TC8830F is ready to accept the reproducing operation.

- [NOTE] 1) Do not input other codes than those shown on the list of commands (0000, 1100, 1101, 1110 and 1111).
 - 2) During the recording operation as well as the reproducing operation, do not input other commands than the stop command.

The second of th

TECHNICAL DATA

Command Data Format

•											
6th nibble PPPP 3210				A19 A18 A17 A16	A19 A18 A17 A16			A19 A18 A17 A16			
Sth nibble PPP 3210				A15 A14 A13 A12	A15 A14 A13 A12			A8 A15 A14 A13 A12			
4th ունեն թթբր 3210				8A 9A 01A 11A	AJ1 A10 A9 A8			A11 A10 A9 A8			
3rd nibble PPP 3210				A7 A6 A5 A4	77 A6 A5 A4		X X PHS PH4	A7 A6 A5 A4		D7 D6 D5 D4	n7 n6 n5 n4
2nd nibble PPPP 3210				A3 A2 A1 A0	A3 A2 A3 A0	O C BR1 BRO	PH3 PH2 PH1 PH0	A3 A2 A1 A0		D3 D2 D1 D0	n3 n2 n1 n0
lst nibble pppp 3210	0001	0010	0011	0100	0101	0110	0111	0001	1001	1010	1011
Command	NOP	START	STOP	ADL.D.1	ADI.D2	CNDT	LABEL	ADRID	RLC	DTRD .	DTk/R

[NOTE] CNDT Command data

Bit rate setting

Bit rate	P1 (BR1)	PO (BRO)
8K bps	0	0
11K bps	0	1
16K bps	1	o
32K bps	1	1

Selection as to whether the address overflow detector performs the automatic recording stop by detecting the final address of RAM.

Auto recording stop	. P3	P2 (C)
Performs .	0	1
Not performs	0	0

(Does not set P3 at "1")

The second secon

Change of internal blocks

5.2.2

INTEGRATED CIRCUIT TECHNICAL DATA

<u>.</u>				-						
n according L block	Address overflow detector		*2 (STOP)					*2 (C)	*2 (C)	*2 (R)
Instruction to internal	Address comparator	*I (+1)	STOP					တ		~
	DTWR						~	!	:	
	DTRD		•	į			æ		:	
	REC						တ			
	ADRD			: •	ļ	ļ	~		! !	
	LABEL ADRD REC DERD	S	S START	×	:	;		!	:	
Command input	COND				ENABLE/ DISABLE	တ	~	; ; ;	:	
Commar	ADLD2			S			~			
	NOP START STOP ADLID1 ADLD2		ss.	,		:	e c.			
	STOP		srop	!				S		×
	STARI		START STOP					~		လ
	NOI						æ		×	
ACL. Input	ACI.	W W	R + S (10011)	x	ENABLE	R (8K bps)	æ	w	œ	×
				ess			-0		OVER flag	EOS flag
Internal block		Index register	Address counter	Stop address register	Address over- flow detector	Bit rate register	REC mode flag	E0S	Status	c r

STOP: Address counter stops increment

No entry: No change

register is increased by one phrase when the recording is stopped automatically by the address *1. In the recording operation in the direct mode, address of the index area shown by the index START: Address counter starts increment

comparator.

RESET

თ ≃

*2. Becomes valid when the address everilow detector is enabled by the COND command.

TC8830F

TOSHIBA INTEGRATED CIRCUIT

[NOTE] Operation of address counter

Setting of start address	Direct mode Start address is set up by the ADLD1 command. Label index mode In the recording mode, a value when the LABEL command is input becomes the start address. In the reproducing mode, the start address recorded in the index area of RAM is automatically set up.
Start	Direct mode Started by the START command. Label index mode Started by the LABEL command.
Increment	Address is increased by one per 8 samplings.
Stop	Direct mode Stops automatically when the address com- parator detected match of the stop address register with the address counter.
	Label index mode In the recording mode, stops when the STOP command is input. When the address comparator detected match of the stop address re-
	gister with the address counter. Common to direct mode and label index mode When the address overflow detector detects RAN end in the recording mode, stops automatically.

INTEGRATED CIRCUIT TOSHIBA

TECHNICAL DATA

5.2.3 Control in direct mode

The direct mode is a control mode to set start address and end address of the address counter by commands.


— Recording in direct mode ——

- (1) Set start address in the address counter by the ADLD1 command (Fig. 1).
- (2) Set end address in the stop address register by the ADLD3 command (Fig. 2).
- (3) Set the TC8830F in the recording mode by the REC command.
- (4) Start the recording by the START command. The contents of the address counter is increased and voice analysis data is written in the data area of S-RAM (Fig. 3).



The address comparator detects match of the address counter value with the stop address register value and automatically stops the recording. The address counter value at this time is written in the index area of S-RAM (Fig. 4).

[NOTE] Set up start address and end address so that voice analysis data is not written in the index area.



Address counter

Stop address

ADM analysis

synthesize circuit

TC3830F

recister

1/0

CPU

Index area

Data area

S-RIM


INTEGRATED CIRCUIT

--- Reproducing in direct mode ----

- (1) Set start address in the address counter by the ADLD1 command (Fig. 1)
- (2) Set end address in the stop address register by the ADLD2 command (Fig. 2)
- (3) Start the reproducing by the START command. The contents of the address counter is increased and voice analysis data written in the data area of S-RAM is loaded. (Fig. 3)



The address comparator detects match of the address counter value with the stop address register value and automatically stops the reproducing.



[NOTE]

(1) Behavior of the index register in the direct mode.

When the recording of one phrase ends in the direct mode (when the address comparator detected match of the address counter value and the stop address register value and automatically stopped the recording), the TC8830F writes the address counter value at that time into the index area of S-RAM. The write address at this time is controlled by the index register. The operations of the index register in the direct mode are described below.

- As a result of the initialization by the ACL input, address in the index area corresponding to phrase No. is set.
- When the recording is stopped automatically by the address comparator during the recording operation in the direct mode, address of the index area shown by the index register is increased for one phrase.
- When the reproducing is made by the LABEL command, address of the index area corresponding to phrase No. designated at that time is set.

Refer to "Memory map of index area" described later for addresses of the index area, corresponding to respective phrase Nos. (From the above, it is necessary to pay attention not to write voice data into the index area.)

(2) Forced stop of recording in the direct mode


During the recording operation in the direct mode, it is possible to stop the recording by force. The address counter value when the recording was stopped by force can be read out by the ADRD command. Further, writing of end address into the index area is not performed at this time.

5.2.4 Control flowchart in the direct mode

(1) Recording

TOSHIBA


THE RESERVE TO THE PARTY OF THE



(2) Reproducing

こうちに 一大きない

٠



INTEGRATED CIRCUIT TOSHIBA

TECHNICAL DATA

5.2.5 Control by label index mode

The label index mode is a control mode in which the TC8830F itself writes start address and end address of the address counter into the index area of S-RAM. It is therefore possible to perform the recording/reproducing from CPU (CPU peripheral I/O port) without designating start address and end address.

-- Recording in Label Index Mode --


- (1) Set the TC8830F in the recording mode by the REC command.
- (2) Designating phrase No. by the LABEL command, instruct to strat the recording.


Write start address in the index area of RAM corresponding to the designated phrase No. (Fig. 1).

The address counter is increased and voice analysis data is writen in the data area of S-RAM (Fig. 2)



(3) Instruct to stop the recording by the STOP command. The address counter stops and writes a value at the time into the index area of S-RAM corresponding to phrase No. (Fig. 3)





INTEGRATED CIRCUIT

--- Reproducing in label index mode ---

- (1) Set the TC8830F in the reproducing mode by the NOP command.
- (2) Designating phrase No. by the LABEL command, instruct to start the reproducing.

Load the start address from the index area of S-RAM corresponding to the designated phrase No. and set the address counter. (Fig. 1)


Load the end address from the index area of S-RAM corresponding to the designated phrase No. and set the stop address register.

(Fig. 2)

The address counter is increased and the voice analysis data written in the data area of S-RAM is loaded. (Fig. 3)



The address comparator match of the address counter value with the stop address register value and automatically stops the reproducing.




Voice input


INTEGRATED CIRCUIT

5.2.6 Example of control flowchart in label index mode

(1) Recording



(2) Reproducing



5.2.7 Status register

The status register is a 4-bit register showing the internal status of the TC8830F at time of CPU control. Data of the status register is output to the PO \sim P3 pin by setting the $\overline{\text{RD}}$ pin to "L" level.


Pin name	P3	P2	P1	PO
Bit name	TRIG	OVER	BUSY	EOS

(1) TRIG

The TC8830F has a built-in ladder resister type 10 bit D/A converter. What shows state of amplitude of analyzed voice in the recording operation is TRIG bit. Since this flag shows the third bit input data from the MBS of the D/A converter, TRIG bit will becomes "H" level only when input data for the D/A converter are as follows:

128/1024 ~ 256/1024, 384/1024 ~ 512/1024 640/1024 ~ 768/1024, 896/1024 ~ 1024/1024

Further, this flag is not kept held.



(2) OVER

This bit becomes "H" level when the recording is automatically stopped by detecting the final address of RAM. This flag is kept held until the TC8830F is reset by the NOP command.

(3) BUSY

This bit becomes "H" level during the command processing or the initialization. When this flag is kept held, do not input any command.

When the ADLD1, ADLD2, CNDT, LABEL or command is input, until input of required data ends, this flag is not released.

(4) **EOS**

This bit becomes "H" level during the recording operation and the reproducing operation. (Inversion output of the EOS pin.)

INTEGRATED CIRCUIT


TC8830F

5.2.8 Command writing method


- After setting a command at the P0 \sim P3 pin, write the command by the \overline{WR} pulse.
- For the ADLD1, ADLD2, CNDT, LABEL and DTWR commands, write data following the command writing.
- For the ADRD and DTRD commands, read out data through the read access by the RD pulse following the command writing.
- Times required for processing commands are shown below. When inputting commands successively, input them at intervals of more than these command processing times.

Command name	Command processing time
NOP, START, STOP, ADLD1 ADLD2, COND, REC, DTWR ADLD1, ADLD2, COND, Data input of DTWR	2Т
LABEL, DTRD, ADRD Data input of LABEL Read access of DTRD and ADRD	4T

 $T=31.3[\mu s](fosc=512[kHz])$




(Example 2)



(NOTE) The \overline{WR} and \overline{RD} pulses should be in undisturbed waveforms. Input of disturbed waveform due to power source noise, ringing, etc. can cause malfunction.

5.2.9 Memory map

The memory configurations of RAMs to be connected to the TC8830F are shown below.




Memory map of index area

	RAM			RA	M Data				
	Address (HEX)	D7	D6	D5	D4	D3	D2	D1	DO
	0	A7	A6	A5	A4	А3	A2	A1	AO
Start address of	1	A15	A14	A13	A12	A11	A10	A9	8 A
phrase No.0	2	-	-	-	-	A19	A18	A17	A16
	3	-	-	-	-	-	-	-	-
End address of	4	A7	A6	A5	Λ4	A3	A2	Al	A0
phrase No.0	5	A15	A14	A13	A12	A11	A10	A9	AS
Strat address of	6	-	-	-	-	A19	A18	A17	Л16
phrase No.1	7	-	-	-	-	-	-	-	-
End address of	8	A7	Λ6	A5	.14	A3	Λ2	Al	Λ0
phrase No.1	9	۸15	A14	۸13	A12	λ11	A10	۸9	AS
Start address of	A	-	-	-	_	λ19	۸18	A17	۸16
phrase No.2	В					-		-	-
			1 1	; ; !	 	; ; 1	1 1 1	i i i t	! !
End address of	F4	Δ7	,A6	A5	A4	A3	A2	Al	A0
phrase No.60	F5	۸15	λ14	A13	A12	A11	A10	A9	AS
Start address of	F6	-	_	_	-	۸19	A18	۸17	۸16
phrase No.61	F7	-	-	-	-	-	-		-
End address of	F8	A7	λ6	A5	۸4	A3	A2	Al	V0
phrase No.61	: F9	۸15	A14	A13	A10	All	A10	Λ9	A8
Start address	FA	_	-	<u> </u>	-	λ19	AIS	A17	A16
phrase No.62	; ; FB	-	-	-	-	-	-	_	_
	FC	Α7	A6	A5	A4	Λ3	Λ2	Al	٧٥
End address of	FD	A15	A14	A13	A12	A11	V10	A9	A3
phrase No.62	FE	_	-	-	-	-	-	-	-
•	FF	-	-	-	-	-	-	-	

5.3 DMA function

When both the $\overline{\text{RD}}$ and $\overline{\text{WR}}$ pins are set to "L" level at time of the CPU mode, the A0 \sim A14, D0 \sim D7, $\overline{\text{CE}}$, $\overline{\text{CE1}} \sim \overline{\text{CE4}}$ and R/W pins are placed in the high impedance state. This makes is possible to release the connected RAM from the TC8830F.



- [NOTE] Use the DNA function in the reproducing waiting state or the recording waiting state.
 - *1. Set the \overline{RD} pin at "L" level only after setting the \overline{WR} pin at "L" level. If the \overline{RD} pin is first set at "L" level, the P0 \sim P3 pins are placed in the output state until the \overline{WR} pin becomes "L" level.
 - ± 2 . Set the \overline{WR} pin at "H" level after setting the \overline{RD} pin at "H" level. At this time, write the NOP command into the TC8830F.

5.4 Standby function

When the STBY pin is at "H" level, the TC8830F is in the standby state. Details of the standby function are described below.

- (1) By stopping oscillation, stops all the internal operations.
- (2) Sets the $\overline{\text{CE}}$ and $\overline{\text{CEI}} \sim \overline{\text{CE4}}$ pins at "H" level and places external RAM in the minimum standby current mode.
- (3) Separates the built-in pull-down resistor from each of the PO \sim P3, $\overline{\text{RD}}$, $\overline{\text{WR}}$, and PHO \sim PH3 pins.
- (4) Stops power consumption in the D/A converter.
- (5) Stops power consumption in the microphone amp. 1, microphone amp 2, and band-pass filters.
- [NOTE] The TC8830F cannot be shifted from the recording operation/reproducing operation state to the standby state. Do not set the STBY pin at "H" level during the recording/reproducing operation.
 - Under the STBY state, the DAO and FILOUT pins are placed in the high impedance state.


5.5 Initializing operation

When LOW pulse is input to the ACL pin, the TC3830F stops all operations and then, performs the initializing operation. Details of the initializing operation are described below.


- (1) Time required for the initializing operation is 32[msec] (TYP.) $(f_{OSC}=512[kHz])$.
- (2) Clears RAM addresses OH ~ FEH (Index area) and presets the address counter at address 100H.
- (3) At time of the CPU control, sets the TC8830F in the reproduceing mode.
- (4) At time of the CPU control, sets the bit rate at 8 Kbps.
- (5) At time of the CPU control, clears OVER bit of the status register.

5.6 S-RAM connecting method

To connect 64Kbit S-RAM 256K pin="L"




To connect 256Kbit S-RAM 256K pin="H"




5.7 S-RAM interface timing


Timings for numerals in parentheses in the following flowchart are illustrated from next page.


Recording/reproducing in direct mode





Recording/reproducing in label index mode






TC8830F

Relation between internal cycle signal and


EOS




TC8830F

((3);

N.



((4))





TC8830F

(5))


; .¥

بري






(8)



Manual means at a




SYMBOL.	KILI	TYPICAL VALUE
t wc	Urite cycle time	8 t¢
tCEP	CE pulse width	1 tφ
t.NV	Address sctup time	6 tỷ
t DII	Data hold time	1 tó

					5	НО
rite cycle			JWC		t _{CEP}	"I'AW
Start address w						
					_	
•	- 44~0	 	R/W		- 8	

SYMBOL.	NALLI	TYPTCAL VALUE
t _L (C	Write eyele time	\$1 8
t _{CEP}	ČE pulse width] t.
t,///	dress setup	و د څ
t _{DH}	Data hold time	1 t¢

tβ=0.98 [μs](f_{OSC}=512[kHz])

では、100mmので




SYMBOL	NG.L I		TYPICA	TYPICAL VALUE	
		32kbps	32kbps 16kbps	11kbps	8kbps
tuc	Write cycle time	256 t∜	512 to	768 1.5	1024 +4
tCEP	CE pulse width	8 t	& C	8 +6	A 4 8
t,AW	Address setup time	8	æ	74	
t _{DII}	Data hold time	16 1.	2 2	0 0	S C
^c DALE	ALE Delay time	72 + 1	- ·	٥٥ دق	112 64
tALEP	Al.E. Pulse width	7		200 th	264 to
theu	B/H Dollar 4.5	0	S TA	8 to	8 to
J. J	N/W Detay time	192 t	384 t¢	576 t¢	768 td
LUKIV	K/W Rise width	32 t.	64 th	96 +	128 +

t;=0.98 [ns](fosc=512[kHz])


TOSHIBA

INTEGRATED CIRCUIT TECHNICAL DATA



SYMBOL.	ITEN	TYPICAL VALUE
twc	Read cycle time	ક દે
tCEP	Cr. pulse width	1 th
t AN	Address setup time	6 t
t DRW1	R/W delay time l	8 t¢
t DRW2	R/W delay time 2	32 th
twew.	R/W rise width	8 t¢

 $t_{\rm C=0.98[HS]}(f_{\rm OSC}=512[kHz])$



SYMBOT	WITI		TYPICAL VALUE	VALUE	
		32khps	16kbps	16kbps 11kbps	8kbps
t _{RC}	Read cycle time	256 ty	512 tu	256 τψ 512 τψ 768 τφ	1024 ₺₺
t _{CEP}	1.	3 L.	:	8 th 8 th	8 t.
t _{AW}	Address setup time	104 t.¢	200 t¢	200 t¢ 296 th	392 €
t DALE	ALE delay time	72 t	136 to 200 to	200 to	264 t¢
tal:P	ALE pulse width	3 1.	3 t. 8 t. 8 t.	8 t.	8 t4

 $t\phi=0.98[\mu s] (f_{OSC}=512[kllz])$

INTEGRATED CIRCUIT

TC8830F


[6] ANALOG PART


をはないというできること

The TC8830F has the built-in two-stage microphone amplifiers and band-pass filters. Therefore, a microphone is directly connectable and no external filter is required.

6.1 Microphone amplifiers


The TC8830F contains the two-stage microphone amplifiers; MIC AMP1 gain: 20 times (TYP.), MIC AMP2 gain: 10 times (TYP.). Therefore, gain up to 200 times can be obtained.





Equivalent circuit of MIC AMP1

Equivalent circuit of MIC AMP2



Frequency characteristics of microphone amplifier

[NOTE] • Frequency characteristic of the microphone amplifier is that measured between the MICIN pin and MICOUT pin with the Cl pin and C2 pin coupled by a 0.luF luminated ceramic capacitor.


• MIC AMP2 becomes valid (power OM) only in the recording operation state.

TOSHIBA


INTEGRATED CIRCUIT

6.2 Band-pass filter

The band-pass filter consists of the primary high-pass filter and the secondary low-pass filter.



Equivalent circuit of band-pass filter



Frequency characteristic of band-pass filter

Frequency characteristic of the band-pass filter is that measured between the ${\tt FILIN}$ pin and ${\tt FILOUT}$ Pins.

TC8830F

TOSHIBA INTEGRATED CIRCUIT

[7] PIN NAMES AND PIN DESCRIPTION

The state of the s

			CONSTRU	CTION		
PIN	PIN	MANUA	L CONTROL	CPU	CONTROL	FUNCTION
NAME	NO.	1/0	PULL-UP PULL-DOWN	1/0	PULL-UP PULL-DOWN	Tonorron
P0 P1 P2 P3	54 53 52	Input	Internal pull-down	1/0	None	At time of the CPU control, serves as the two-way data bus for exchanging commands and data with external CPU. At time of the manual control, serves as the input terminal (containing PULL DOWN resistor) with the functions shown below. START input terminal. The recording/reproducing starts when this pin is set to "H" level. STOP input terminal. The recording/reproducing stops when this pin is set to "H" level. Auto phrase input terminal. The auto phrase function becomes valid when this pin is set to "H" level. Recording/reproducing selector terminal. The recording mode at "H" level and the reproducing mode at "H" level.
RD	46	Input	Internal pull-down	Input	None	Read pulse input terminal at time of the CPU control. Serves as the bit rate selection input terminal at time of the manual control.
WR	45	Input	Internal pull-down	Input	None	Write pulse input terminal at the CPU control. Serves as the bit rate selection input terminal at time of the manual control mode.

			CONSTR	UCTION		
PIN	PIN	MANUA	L CONTROL	CPU	CONTROL	FUNCTION
NAME	NO.	1/0	PULL-UP PULL-DOWN	1/0	PULL-UP PULL-DOW	
EOS	55	Output	_	Output	-	End of Speech output terminal. This pin is at "H" level in the recording waiting state and the reproducing waiting state, while it becomes "L" level in the recording operation and the reproducing operation state.
CPUM	57	Input	None	Input	None	Manual control/CPU control sclector terminal. The manual control when this pin is at "L" level and the CPU control at "H" level.
PHO PH1 PH2 PH3	50 49 48 47	Input	Internal pull-down	Input	Internal pull-down	Phrase selection input terminals. Max. 16 phrases are selectable at 4-bit codes. (PHO=LSB, PH3=MSB) Valid only in the manual control mode and becomes invalid in the CPU control mode.
256K	42	Input	None	Input	None	Sets at "L" level when 64kbit S-RAM is used and at "H" level for 256kbit S-RAM.
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14	33 32 31 30 29 28 26 25 24 23 22 21 19 18 17	Output	-	Output	-	RAM address output, terminals. Connect to S-RAM address inputs. When 64kbit S-RAM is used, use only A0 ~ A12 pins. A0 ~ A4 pins output A0 ~ A4 or A15 ~ A19 at time sharing. At time of the CPU control, these pins are placed in the high impedance state by the DMA function.

TC8830F

TOSHIBA INTEGRATED CIRCUIT

			CONSTRU	CTION		
PIN	PIN	MANUA	L CONTROL	CPU	CONTROL	FUNCTION
NAME	NO.	1/0	PULL-UP PULL-DOWN	I/O	PULL-UP PULL-DOWN	·
D0 D1 D2 D3 D4 D5 D6 D7	16 15 14 13 10 8 6 4	1/0	None	1/0	None	RAM data input/output terminals. Connect to S-RAM data terminals. At time of the CPU control, these pins are placed in the high impedance state by the DMA function.
CE1 CE2 CE3 CE4	35 36 37 38	Output	-	Output	-	RAM chip enable output terminals. According to quantity of S-RAM to be used, use these in order of CE1 ~ CE4 pins. At time of the CPU control, these pins are placed in the high impedance state.
CE	34	Output	-	Output	-	RAM chip enable output terminal. Used at time of memory expansion. At time of the CPU control, this pin is placed in the high impedance state by the DNA function.
R/W	43	Output	-	Output	-	RAM read/write output terminal. Connect to S-RAM R/W pin. At time of the CPU control, this pin is placed in the high impedance state by the DMA function.
ALE	44	Output	-	Output	-	Memory expansion output terminal. Indicates output timing of the internal address counter Al5 ~ Al9 of the TC3330F to the A0 ~ A4 pins.
STBY	39	Input	None	Input	None	Standby input terminal. The TC8830F is placed in the standby state when this pin is set at "H" level.

TC8830F

TOSHIBA INTEGRATED CIRCUIT

	I		CONST	RUCTION			
PIN	PIN	MANUA	L CONTROL	CPU (CONTROL	FUNCTION	
NAME	NO.	1/0	PULL-UP PULL-DOWN	1/0	PULL-UP PULL-DOWN		
XIN XOUT	40 41	Input Output	None -	Input Output	None -	Oscillation circuit input/output terminals. Connect a 512kHz ceramic oscillator and a capacitor. In case of external clock input, supply it to the XIN pin and keep the XOUT pin open.	
ACL	56	Input	Pull-up	Input	Pull-up	Reset signal input terminal.	
MICIN	59	Input	None	Input	None	NIC AMPl input terminal.	
C1	60	Output	-	Output	-	MIC AMP1 output terminal.	
C2	63	Output	None	Input	None	MIC AMP2 input terminal.	
MICOUT	64	Output	-	Output	-	MIC AMP2 output terminal.	
'VDI	65	Input	None	Input	None	Voice analysis circuit input terminal.	
DAO	66	Output	-	Output	-	D/A converter output terminal.	
FILIN	67	Input	None	Input	None	Band-pass filter input terminal.	
FILOUT	1	Output	-	Output	_	Band-pass filter output terminal.	
Vrei	58	Output	· -	Output	-	Analog circuit reference voltage output terminal.	
TEST	3	Input	Pull-up	Input	Pull-down	Test circuit terminal. Connect nothing to this pin.	
VDD		Power supply	-	Power supply	-	Power supply terminal. Supply +5V.	
vss1 vss2	20 62	Power supply	-	Power supply	-	Power supply terminal. Connect to GND of power source. VSS1 is for the digital circuit, while VSS2 is for the analog circuit.	

:,*


INTEGRATED CIRCUIT

TECHNICAL DATA

[8] PIN CONNECTIONS

CALL STATE OF THE STATE OF THE

と 一大学のは ひとう



1	FILOUT	13	A13	35	ČĒI	52	P2
2	x.c.	19	A12	36	ĈĒŽ	53	P1
3	TEST	20	VSS1	37	CE3	54	PO
4	D7	21	A11	38	CE4	55	EOS
5	N.C.	22	۸10	39	STBY	56	NCL
6	D6	23	A9	40	.XIN	57	CPUM
7	N.C.	24	AS	41	XOUT	58	Vref
8	D5	25	۸7	42	256K	59	MICIN
9	N.C.	26	A6	43	R/W	60	C1
10	D4	27	VDD	44	ALE	61	VDD
11	N.C.	28	A5	45	WR	62	VSS2
12	N.C.	29	A4	46	RD	63	C2
13	D3	30	A3	47	PH3	64	MICOUT
14	D2	31	A2	48	PH2	65	ADI
15	D1	32	٨١	49	PH1	66	DAO
16	DO .	33	A0	50	PHO	67	FILIN
17	A14	34	CE	51	P3		

2.0 MAX.

6

(0.75)

TOSHIBA INTEGRATED CIRCUIT

[9] OUTLINE DRAWINGS

0.15±0.1

67 PIN FLAT PACKAGE (67-4-BS)

Unit: mm 13.5±0.3 0.8 PITCH **TOP VIEW** 32 31 30 MARKING 29 28 AREA; 22±0.1 65 66 23 67 01.25 2.0±0.1 20.0±0.1 2.05±0.3 MARK .0.7 1.35±0.3

21.4±0.4 -

((24.1±0.5);)

[10] ELECTRICAL CHARACTERISTICS

10.1 Absolute maximum raring

SY: IBOL	ITEM	RATING	UNIT
v_{DD}	Supply Voltage	-0.3 ~ 6.5	v
VIN	Input Voltage	$-0.3 \sim V_{DD} + 0.3$	v
VOUT	Output Voltage	-0.3 ~ V _{DD} +0.3	v
TOPR	Operating Temperature	-10 ∿ 55	°C
TSTG	Storage Temperature	-55 ∿ 125	°C

10.2 DC Characteristics (Unless otherwise specified, V_{DD} =5V 10%, Ta=25°C, V_{SS1} = V_{SS2} =0'

SYMBOL	ITEM	APPLIED	TEST	STAN	DARD	VALU	E
		TERMINAL	CONDITION	MIN.	TYP	. MAX	- ONT
fOPR	Operating frequency		V _{DD} =4.5~6.5V	400	512	600	kH2
VOPR	Operating supply voltage		f=400~600kHz	4.5	T-	6.5	V
I _{DD1}	Consumption current (1)	V _{SS1} (Logic part)	At no load/ no signal	-	-	3.0	i
I _{DD2}	Consumption current (2)	V _{SS2} (Analog part)	At no load/ no signal	-	-	3.0	m.A
I _{DD3}	Consumption current at standby		At no load/ . no signal*	-	-	3.0	u.A
VIH	Input high voltage	All input		3.4	-	1_	
VIL	Input low voltage	terminals		† <u>-</u>	-	0.60	1
v _{OH}	Output High voltage	PONP3, DOND7, ALE EOS, R/W, AONA14	No load	4.2	-	-	v
VOL	Output low voltage	CE, CE1√CE4	No load	-	_	0.3	
IOH	Output high current	ALE, EOS, AOA14 DOAD7, POAP3, CE CEIACE4, R/W	V _{OH} =2.4V TEST=256K=V _{DD}	0.4	-	-	
lor	Output low current	ALE, EOS, AO\A14 DO\D7, PO\P3, CE CEI\CE4, R/W	V _{OL} =0.4V TEST=V _{DD}	0.4	-	-	ಪ ನಿ
I _{IH1}	Input high current (1)	PO∿P3,PHO∿PH3 RD, NR	V _{IH} =V _{DD} CPUM=VSS	10	5Ó	150	
I IH2	Input high current (2)	PO~P3,PHO~PH3 RD, NR	V _{IH} =V _{DD} CPUM=V _{DD}	-	_	1.0	
I I II 3	Input high current (3)	TEST	V _{IH} =V _{DD}	50	100	500	
I _{1H4}	Input high current (4)		V _{IH} =V _{DD}	-	_	1.0	
I _{IH5}	Input high current (5)	Λ0~Λ14,D0~D7,CE		•	-	1.0	
	Input low current (1)	PO ₂ P3,PHO ₂ PH3, RD,WR,TEST,256K STBY,CPUM	V _{IL} =V _{SS}	-	-	1.0	υA
	Input low current (2)	ACL	V _{IL} =V _{SS}	-	-	1.0	j
IL3		D0~D7	V _{IL} =V _{SS}	10	50	150	
	Input low current (4)	A0~114,D0~D7,CE	CPUM=V _{DD} V _{IL} =RD=WR=V _{SS}	-	-	1.0	
OUT1	Output voltage (1)	VREF			2.8		v


^{*} STBY pin: $V_{DD}+0.0[v]$, -0.2[v]

[[]NOTE] Max. and Min. values given are defined by their absolute values.

10.3 AC Characteristics


10.3.1 At data read

SYMBOL	ITEM	MIN.	MAX.	UNIT
tACC	Access time	400	-	ns
t _{OD}	Output disable time	-	300	ns




10.3.2 At data write

SYMBOL	ITEN	MIN.	MAX.	UNIT
tDS	Data setup time	600	-	្រុងទ
t _{DH}	Data hold time	0	-	μS
twRP	WR pusle width	400	-	ns




10.3.3 ACL pulse width

SYMBOL	ITEM	MIN.	MAX.	UNIT
₹ACLP	ACL pulse width	1	-	μs




10.3.4 At memory data access

t _{SD}	Memory data setup time to $\overline{\text{CE}}$ rise	800	-	ns
t _{HD}	Memory data hold time	0	-	ns



10.3.5 ČE signal delay time


SYMBOL	ITEM	MIN.	MAX.	UNIT
t _{DLCE}	Delay time up to \overline{CE} "L" to clock fall	-	400	ns
t _{DHCE}	Delay time up to CE "H" to clock rise	-	400	ns



10.3.6 DMA Function

一日 かんしょうしょう

SYMBOL	ITEM	MIN.	MAX.	UNIT
twrl	Time from WR fall to RD fall	100		ns
t _{DR} (Z)	Delay time from $\overline{\text{RD}}$ fall to Hi-Z		300	ns
t _{RWL}	Time from \overline{RD} rise to \overline{WR} rise	100		ns
t _{DW} (0)	Time from $\overline{ m WR}$ rise to Output state		300	ns
t _{DS}	Data setup time	1		μs
t _{DH}	Data Hold time	0		::s



10.4 Characteristics of analog part

(1) Microphone amplifier (Unless otherwise specified, VSS1=VSS2=0V, VDD=5.0V, $Ta=25^{\circ}C$, $f_{in}=1kHz$)

ITEM	APPLIED SY	SYMBOL	TEST CONDITION	STANDARD VALUE				
	PIN	STRIBUL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
Pass band voltage gain	MICAMP1	V _{IN1}	V _{IN} =6mVp-p f _{in} =100Hz ~ 10kHz	-	26	-		
	MICAMP2	v _{IN2}	Output load 100kΩ 30pF	-	20	-	dВ	
Total harmonic	MICAMP1	V _{G1}	V _{in} =6mVp-p	-	2	-	? "	
distortion	MICAMP2	V _{G2}		-	2	-		
Max. allowable input	MICAMP1	VIN1	-	-	-	200	-1/	
voltage	MICAMP2	v _{IN2}		-	-	400	mVp-p	
Input impedance	MICAMP1	RINI	-	-	30	-	17	
Input Impedance	MICAMP2	R _{IN2}		-	30	-	kû	

(2) Band-pass filter (Unless otherwise specified, VSS1=VSS2=0V, VDD=5.0V, Ta=25°C $f_{in}=1kHz$)


ITEM	CVACTO	TECT CONDITION	STANDARD VALUE			
I I im'i	SYMBOL	TEST CONDITION	MIN. TYP.		MAX.	UNIT
Pass band voltage gain	V _G	V _{IN} =1.0Vp-p Ouptut load 100kΩ 30pF	-	0	-	dВ
Total harmonic distortion	THD	V _{IN} =1.0Vp-p	 -	4	-	-7
Max. allowable input voltage	v _{IN}		_	4.0	-	Vp-p
Output impedance	ROUT		-	1	-	k.

(3) ADM analysis synthesize circuit (Unless otherwise specified, $V_{SS1}=V_{SS2}=0V$, $V_{DD}=5.0V$, $T_{a}=25$ °C, $f_{in}=1kHz$)

ITEM	SYMBOL	TEST COMDITION	STANDARD VALUE			LNIT
		TEST COMPTITON	MIN.	TYP.	MAX.	C.V.1 1
Max. allowable input voltage	VIN	-	-	-	3.8	Vp-p

1





^{*} $0.1\mu F$ capacitor must be connected between V_{DD} and GND in S-RAM.

^{*} On TCSS30F, pins which are not connected must be opened.