TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

# TC93P27F

#### DTS Microcontroller (DTS-21)

The TC93P27F is a 4-bit CMOS microcontroller for single-chip digital tuning systems, featuring a built-in 230-MHz prescaler, PLL, and LCD drivers.

The CPU has 4-bit parallel addition and subtraction instructions (e.g., AI, SI), logic operation instructions (e.g., OR, AN), composite decision and comparison instructions (e.g., TM, SL), and time-base functions.

The package is an 80-pin, 0.5 mm-pitch compact package. In addition to various input/output ports and a dedicated key-input port, which are controlled by powerful input/output instructions (IN1 to 3, OUT1 to 3), there are many dedicated LCD pins, a PWM output port, a BUZR port, a 6-bit A/D converter, a serial interface, and an IF counter, etc.

Low-voltage and low-current consumption make this microcontroller suitable for portable DTS equipment.



Weight: 0.45 g (typ.)

TC93P27F has built-in One Time PROM that is able to be programmed by EPROM writer.

TC93P27F is the same pin assignment as TC9327AF, therefore the program is written into the internal PROM of TC93P27F, and this IC operates as the same function as TC9327AF.

#### Features

- 4-bit microcontroller for single-chip digital tuning systems.
- Operating voltage VDD = 1.8 to 3.6 V, with low current consumption due to CMOS circuitry (with only the CPU operating when VDD = 3 V, IDD = 130  $\mu$ A max)
- Built-in prescaler (1/2 fixed divider +2 modulus prescaler: fmax  $\geq$  230 MHz)
- Features built-in 1/4-duty, 1/2-bias LCD drivers and a built-in 3 V booster circuit for the display.
- Data memory (RAM) and ports are easily backed up.
- Program memory (ROM): 16 bit × 7168 steps
- Data memory (RAM): 4 bit × 256 words
- 62-instruction set (all one-word instructions)
- Instruction execution time: 40 µs (with 75-kHz crystal) (MVGS, DAL instructions: 80 µs)
- Many addition and subtraction instructions (12 types each addition and subtraction)
- Powerful composite decision instructions (TMTR, TMFR, TMT, TMF, TMTN, TMFN)
- Data can be transmitted between addresses on the same row.
- Register indirect transfer available (MVGD, MVGS instructions).
- 16 powerful general registers (located in RAM)
- Stack levels: 2
- Free branching (JUMP instructions) is allowed in the 7168 steps of program memory (ROM) as there are no pages or fields.
- 16 bits of any address in the 1024 program memory steps (ROM) can be referenced (DAL instructions).
- Features independent frequency input pins ( $FM_{IN}$  and  $AM_{IN}$ ) and two (DO1 and DO2) phase comparator outputs for FM/VHF and AM.
- Seven kinds of reference frequencies can be selected via software.
- Powerful input/output instructions (IN1 to 3, OUT1 to 3).
- Dedicated input ports (K0 to K3) for key input, 29 LCD drive pins (100 segments maximum) available.

# <u>TOSHIBA</u>

- 29 I/O ports: 27 input/output programmable in 1-bit units, 1 output-only port, and 1 input-only port. The 2 IFIN, and DO1 pins can be switched by instruction to IN1 (input-only) or OT2 (output-only). In addition, 9 output LCD output pins for S17 to S25 can be switched to I/O port in 1-bit units.
- Three backup modes available by instruction: only CPU operation, crystal oscillation only, clock stop.
- Features a built-in 2-Hz timer F/F and a built-in 10/100 Hz interval pulse outputs (internal port for time base).
- Allows PLL lock status detection.
- Four of the LCD segment outputs (S22 to S25) can also operate as key return timing outputs (KR0 to KR3). The I/O ports are not dedicated for key return timing outputs but can have other uses as well.
- Built-in 20-bit, general-purpose IF counters can detect stations during auto-tuning by counting the intermediate frequencies of each band.
- Built-in buzzer output circuit can output 8 kinds of frequencies in 4 modes: continuous output, single-shot output, 10-Hz intermittent output, and 10-Hz intermittent 1-Hz interval output.
- Features built-in 12-bit PWM circuit usable for easy-to-use D/A converter.
- Features a built-in 3-channel, 6-bit A/D converter.
- To prevent CPU malfunction, a built-in supply voltage drop detection circuit shuts down the CPU when the voltage falls below 1.55 V.
- MASK ROM product: TC9327AF

#### **Pin-Assignment**



### Block Diagram



### **Description of Pin Function**

Pin No.	Symbol	Pin Name	Function and Operation	Remarks
1	COM1	-	Output common signals to LCD panels. Through a matrix with pins S1 to S25, a maximum 100 segments can be displayed.	
2	COM2	LCD common output	Three levels, $V_{LCD}$ , $V_{EE}$ , and GND, are output at 62.5 Hz every 2 ms.	
3	СОМЗ	-	V <sub>EE</sub> is output after system reset and CLOCK STOP are released, and a common signal is output after	<i>"</i> "
4	COM4		the DISP OFF bit is set to "0".	
5~20	S1 to S16	LCD segment output	Segment signal output terminals for LCD panel. Together with COM1 to COM4, a matrix is formed that can display a maximum of 100 segments.	
21~25	S17/P7-0	LCD segment	S17 to S25 are usable as I/O port by program.	
21~20	) S21/P8-0	output/I/O port	Signals for key matrix and the segment signals from pins S22/KR3 to S25/KR0 are output on a time	
26~29	S22/P8-1 /KR3 \$ S25/P9-0/ KR0	LCD segment output/I/O port/key return timing output	sharing basis. $4 \times 4 = 16$ key matrix can be created in conjunction with key inport ports K0 to K3.	Input instruction
30~32	P9-1~P9-3	I/O port 9	3-bit I/O port, capable of input/output setup for each bit via software.	Input instruction
33	IN2	Input port 2	1-bit input port	Input instruction
34~37	К0~К3	Key input port	4-bit input port for key matrix input, capable of inputting a maximum of $4 \times 4 = 16$ key data in combination with the key return timing outputs (KR0 to KR3) of an LCD segment pin. Comprises an A/D comparator making it possible to select high impedance with pull-down and pull-up pins for inputs, and to perform programming with a 3-bit input threshold. This allows various key matrices to be formed. Also usable as a 4-channel 3-bit A/D converter with a successive comparison formula via software. When an "H" level is applied in key input ports set to pull-down mode, WAIT mode is canceled.	RIN1 Comparator RIN1 Reference voltage

Pin No.	Symbol	Pin Name	Function and Operation	Remarks
38~41	P1-0~P1-3	I/O port 1	The input and output of these 4-bit I/O ports can be programmed in 1-bit units. This pin is capable of outputting timing signals for the key matrix by program. It contains load resistance in N-ch, and can form the matrix for a push-key needing no diode for the key matrix. By altering the input of I/O ports set to input, the CLOCK STOP mode or the WAIT mode can be released, and the MUTE bit of the MUTE pin can be set to "1".	
42~45	P2-0/AD <sub>IN1</sub> P2-1/AD <sub>IN2</sub> P2-2/AD <sub>IN3</sub> P2-3/ DC-REF	I/O port 2 /AD analog voltage input /AD analog voltage input /AD analog voltage input /Reference voltage input	4-bit I/O ports, allowing input and output to be programmed in 1-bit units. Pins P2-0 to P2-2 can also be used for analog input to the built-in 6-bit, 3-channel A/D converter. The conversion time of the built-in A/D converter using the successive comparison method is 280 $\mu$ s. The necessary pin can be programmed to AD analog input in 1-bit units, and P2-3 can be set to the reference voltage input. Internal power supply (V <sub>DD</sub> ) or constant voltage (V <sub>EE</sub> ) can be used as the reference voltage. So battery voltage, etc., can be easily detected. The reference voltage input, for which a built-in operational amp. is used, has high impedance. The A/D converter and all associated controls are performed via software.	Input instruction instruction instruction instruction instruction To A/D converter
46~49	P3-0/SI P3-1/SO P3-2/ SCK P3-3/BUZR	I/O port 3 /Serial data input /Serial data output /Serial clock I/O /Buzzer output	<ul> <li>4-bit I/O ports, allowing input and output to be programmed in 1-bit units. Pins P3-0 to P3-2 can also be used for the I/O terminals of serial interface circuits (SIO).</li> <li>SIO functions for 4-bit or 8-bit serial data inputs from the SI pin and outputs from the SO pin at the SCK pin clock edge.</li> <li>The clock for serial operation (SCK) is capable of internal/external options and rise/fall shift options. The SO pin is also capable of switching to serial inputs (SI), facilitating the control of various LSI's and communication between controllers. All SIO inputs use built-in Schmitt circuits.</li> <li>P3-3 pins also functions as the output for a built-in buzzer. The buzzer output can select 8 kinds of 0.625 to 3 kHz frequencies with 4 modes: continuous output, single-shot output, 10-Hz intermittent output.</li> <li>SIO, buzzer, and all associated controls can be programmed.</li> </ul>	Input instruction Instruction SIO ON (excluding P3-3 pins)

Pin No.	Symbol	Pin Name	Function and Operation	Remarks
50~61	P4-0/ PWM P4-1 \$ P6-2/CTRIN1 P6-3/CTRIN2	I/O port 4 /PWM output I/O port 4 ζ I/O port 6 /Counter input	<ul> <li>16-bit I/O ports, allowing input and output to be programmed in 1-bit units.</li> <li>The P4-0 pin is also used for built-in 12-bit PWM outputs. The PWM outputs pulse continuously at 73.26 Hz, and can change the duty of the pulses to 256 steps (8 bits), causing the added pulses to be output using 4 bits for 16 cycles (218.5 ms).</li> <li>The P6-2 and P6-3 pins are also used for input purposes when using 20-bit IF counters as 12-bit and 8-bit binary counters.</li> <li>The P6-2 pin can be used for 12-bit binary counter inputs, and the P6-3 pin for 8-bit binary counter inputs.</li> <li>PWM outputs, counter inputs, and all associated controls can be programmed.</li> </ul>	(P4-0 to P6-1)
62	MUTE	Muting output port	1-bit output port, normally used for muting control signal output. This pin can set the internal MUTE bit to "1" according to a change in the input of I/O port 1. MUTE bit output logic can be changed: PLL phase difference can also be output using this pin.	
63	TEST	Test mode control input	Input pin used for controlling TEST mode. "H" (high) level indicates TEST mode, while "L" (low) indicates normal operation. The pin is normally used at low level or in NC (no connection) state. (a pull-down resistor is builtin).	
64	IF <sub>IN</sub> /IN1/ SC <sub>IN</sub>	IF signal input /Input port /Cycle measurement input	<ul> <li>IF signal input pin for the IF counter to count the IF signals of the FM and AM bands and to detect the automatic stop position.</li> <li>The input frequency is between 0.35 to 12 MHz (0.2 Vp-p min). A built-in input amp. and C coupling allow operation at low-level input.</li> <li>The IF counter is a 20 bit counter with optional gate times of 1, 4, 16 and 64 ms. 20 bits of data can be readily stored in memory. This counter is used as a timer when the IF counter is not used.</li> <li>The input pin can be programmed for use as an input port (IN port). CMOS input is used when the pin is set as an IN port.</li> <li>Note: To set SC<sub>IN</sub>, use the pin with DC coupling and rectangular wave input.</li> </ul>	R <sub>fIN2</sub>
65 66	DO1/OT2 DO2	Phase comparator output /Output port Phase comparator output	PLL phase comparator output pins. When the prescaler output of the programmable counter is higher than the reference frequency, output is at high level. When output is lower than the reference frequency, output is at low level. When output equals the reference frequency, high impedance output is obtained. Because DO1 and DO2 are output in parallel, optional filter constants can be designed for the FM/VHF and AM bands. Pin DO1 can be programmed to high impedance or programmed as an output port (OT2). Thus, the pins can be used to improve lock-up time or used as output ports.	

# <u>TOSHIBA</u>

Pin No.	Symbol	Pin Name	Function and Operation	Remarks
			Input pin for request/release hold mode.	
67	HOLD	Hold mode control input	Normally, this pin is used to input radio mode selection signals or battery detection signals. Hold mode includes CLOCK STOP mode (stops crystal oscillation) and WAIT mode (halts CPU). Setting is implemented with the CKSTP instruction or the WAIT instruction. When the CKSTP instruction is executed, request/release of the hold mode depends on the internal MODE bit. If the MODE bit is "0" (MODE-0), executing the CKSTP instruction while the HOLD pin is at low level stops the generator and the CPU and changes to memory back-up mode. If the MODE bit is "1" (MODE-1), executing the CKSTP instruction enters memory back-up mode regardless of the level of the HOLD pin is pin goes high in MODE-0, or when the HOLD pin input changes in MODE-1. When memory back-up mode is entered by executing a WAIT instruction, any change in the HOLD pin input releases the mode. In memory back-up mode, current consumption is low (below 10 $\mu$ A), and all the output pins (e.g., display output, output ports) are automatically set to low level.	
68	OT1	Output port	<ul> <li>1-bit output port.</li> <li>Note: This output goes high after reset, and internal latch data is output as is even when CLOCK STOP is being executed.</li> </ul>	
72	V <sub>DD</sub>		Pins to which power is applied. Normally, $V_{DD} = 1.8$ to 3.6 V is applied. In back-up mode (when CKSTP instructions are being executed), voltage can be lowered to 1.0 V. If voltage falls below 1.55 V while the CPU is operating, the CPU stops to prevent malfunction (STOP mode). When the voltage rises above 1.55 V, the CPU restarts. STOP mode can be detected by checking the STOP F/F bit. If necessary, execute initialization or	VDD
69	GND	- Power-supply pins	adjust clock by program. When detecting or preventing CPU malfunctions using an external circuit, STOP mode can be invalidated and rendered non-operative by program. In that case, all four bits of the internal TEST port should be set to "0". If more than 1.8 V is applied when the pin voltage is 0, the device system is reset and the program starts from address "0". (power on reset) Note: To operate the power on reset, the power supply should start up in 10 to 100 ms.	GND

Pin No.	Symbol	Pin Name	Function and Operation	Remarks
70	FMIN	FM local oscillator signal input	Using programmable counter input pins for FM, VHF band. The 1/2 + pulse swallow system (VHF mode) and the pulse swallow system (FM mode) are freely selectable by program. At the VHF mode, local oscillation output (VCO output) of 50 to 230 MHz [0.3 Vp-p (min)] is input, and at the FM mode, that of 40 to 130 MHz [0.2 Vp-p (min)] is input. A built-in input amp. and C coupling allow operation at low-level input. Note: When in the PLL OFF mode or when set to AM <sub>IN</sub> input, the input is pulled down.	RfIN1
71	AMIN	AM local oscillator signal input	<ul> <li>Programmable counter input is puned down.</li> <li>Programmable counter input pin for AM band.</li> <li>The pulse swallow system (HF mode) and direct dividing system (LF mode) are freely selectable by program. At the HF mode, local oscillation output (VCO output) of 1 to 45 MHz [0.2 Vp-p (min)] is input, and at the LF mode, 0.9 to 10 MHz [0.2 Vp-p (min)] is input.</li> <li>Built-in input amp. operates with low-level input using a C coupling.</li> <li>Note: When in PLL OFF mode or when set to FM<sub>IN</sub> input, the input is pulled down.</li> </ul>	RfIN1
73	RESET /VPP	Reset input/Program voltage supply	Input pin for system reset signals. RESET takes place while at low level; at high level, the program starts from address "0". Normally, if more than 1.8 V is supplied to V <sub>DD</sub> when the voltage is 0, the system is reset (power on reset). Accordingly, this pin should be set to high level during operation. This pin is used as program voltage supply for One Time PROM. In case of writing program into the internal PROM, 12.5 V is supplied to this pin.	
74	X <sub>OUT</sub>		Crystal oscillator pins. A reference 75-kHz crystal resonator is connected	
75	X <sub>IN</sub>	Crystal oscillator pin	to the $X_{IN}$ and $X_{OUT}$ pins. The oscillator stops oscillating during CKSTP instruction execution. The $V_{XT}$ pin is the power supply for the crystal	
76	V <sub>XT</sub>		oscillator. A stabilizing capacitor (0.47 $\mu$ F typ.) is connected.	

# <u>TOSHIBA</u>

#### TC93P27F

Pin No.	Symbol	Pin Name	Function and Operation	Remarks
77	V <sub>LCD</sub>		Voltage doubler boosting pin to drive the LCD. A capacitor (0.1 to 3.3 $\mu$ F typ.) is connected to boost the voltage.	
78	C <sub>1</sub>	Voltage doubler boosting pin	The V <sub>LCD</sub> pin outputs voltage (3.1 V), which has been doubled from the constant voltage (V <sub>EE</sub> : 1.55 V) using the capacitor connected between C <sub>1</sub> and C <sub>2</sub> . This potential is supplied to the LCD driver. If the internal V <sub>LCD</sub> OFF bit is set to "1" by program,	
79	C <sub>2</sub>		an external supply can be input through the V <sub>LCD</sub> pin to drive the LCD. At this time, the V <sub>LCD</sub> /2 potential, whose V <sub>LCD</sub> voltage divided using resisters, is output from the $C_2$ pin.	
80	V <sub>EE</sub>	Constant voltage supply pin	1.55 V constant voltage supply pin to drive the LCD. A stabilizing capacitor (0.47 $\mu$ F typ.) is connected. This is a reference voltage for the A/D converter, key input, and the bias potential of the LCD common output.	_

Note 1: When the device is reset (V<sub>DD</sub> = 0 V → 1.8 V or higher or RESET = "L" → "H") I/O ports are set to input, the pins for both LCD output and I/O ports and additional functions (e.g., SIO, A/D converter) are set to I/O port input pins, while the IF<sub>IN</sub>/IN1/SC<sub>IN</sub> pins become IF input pins.

- Note 2: When in PLL OFF mode (when the three bits in the internal reference ports are all set to "1"), the IF<sub>IN</sub>/SC<sub>IN</sub> and FM<sub>IN</sub>, AM<sub>IN</sub> pins are pulled down, and DO1 and DO2 are at high impedance.
- Note 3: When in CLOCK STOP mode (during execution of CKSTP instruction), the output ports (excluding OT1 output) and LCD output pins are all at low level, while the constant voltage circuit (V<sub>EE</sub>), the voltage doubler circuit (V<sub>LCD</sub>), and the power supply for the crystal oscillator (V<sub>XT</sub>) are at V<sub>DD</sub> level.
- Note 4: When the device is being reset, the contents of the output ports and internal ports are undefined and must be initialized via software.
- Note 5: When the pins for both LCD output and I/O ports are set to the I/O port, V<sub>LCD</sub> potential is used as the power supply for the output, so the V<sub>LCD</sub> level is output at "H" level. In addition, the input power supply is at V<sub>DD</sub> level, so it can be used in the same way as for the other I/O port inputs.

#### Maximum Ratings (Ta = 25°C)

Characteristics	Symbol	Rating	Unit
Supply voltage	V <sub>DD</sub>	-0.3~4.0	V
Program voltage	V <sub>PP</sub>	-0.3~13.0	V
Input voltage	V <sub>IN</sub>	$-0.3 \sim V_{DD} + 0.3$	V
Power dissipation	PD	100	mW
Operating temperature	T <sub>opr</sub>	-10~60	°C
Storage temperature	T <sub>stg</sub>	-55~125	°C

#### Electrical Characteristics (unless otherwise noted, $Ta = 25^{\circ}C$ , $V_{DD} = 3.0 \text{ V}$ )

Characteristics	Symbol	Test Circuit	Test Condition	١	Min	Тур.	Max	Unit
Range of operating supply voltage	V <sub>DD</sub>	_	(*)		1.8	~	3.6	V
Range of memory retention voltage	V <sub>HD</sub>	_	Crystal oscillation stopped (CKSTP instruction executed)	(*)	1.0	~	3.6	V
Operating current			Under ordinary operation No output load FM <sub>IN</sub> = 230 MHz input	$V_{DD} = 3.0 V$		7.0	12	
	I <sub>DD1</sub>		Under ordinary operation No output load FM <sub>IN</sub> = 130 MHz input	$V_{DD} = 3.0 V$		6.0	10	mA
	I <sub>DD2</sub>	_	Under CPU operation only (PLL off, display turned on)	V <sub>DD</sub> = 3.0 V		65	130	
	I <sub>DD3</sub>	_	Soft wait mode (crystal oscillator, display circu CPU stopped, PLL off)	it operating,	_	45	90	μA
	I <sub>DD4</sub>	_	Hard wait mode (crystal oscillator operating onl	y)	_	35	70	
Memory retention current	I <sub>HD</sub>	_	Crystal oscillation stopped (CKSTP instruction executed)		_	0.1	10	μA
Crystal oscillation frequency	f <sub>XT</sub>	_		(*)	_	75		kHz
Crystal oscillation start-up time	t <sub>ST</sub>	_	Crystal oscillation f <sub>XT</sub> = 75 kHz	Z	_		1.0	s

#### Voltage Doubler Circuit

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Voltage doubler reference voltage	$V_{EE}$	_	GND reference (V <sub>EE</sub> )	1.35	1.55	1.75	V
Constant voltage temperature characteristics	D <sub>V</sub>	_	GND reference (V <sub>EE</sub> )	_	-5	_	mV/°C
Voltage doubler boosting voltage	V <sub>LCD</sub>	_	GND reference (V <sub>LCD</sub> )	2.7	3.1	3.5	V

For conditions marked by an asterisk (\*), guaranteed when  $V_{DD}$  = 1.8 to 3.6 V, Ta = -10 to  $60^\circ C$ 

#### Operating Frequency Ranges for Programmable Counter and LF Counter

Characteristics	Symbol	Test Circuit		Test Condition			Тур.	Max	Unit
			Sine wave inpu	t when V <sub>IN</sub> = 0.3 Vp-p	(*)				
FM <sub>IN</sub> (VHF mode)	fvhf	_	•	t when V <sub>IN</sub> = 0.2 Vp-p, 0 V, Ta = –10 to 60°C		50	~	230	MHz
FM <sub>IN</sub> (FM mode)	f <sub>FM</sub>	_	Sine wave inpu	Sine wave input when V <sub>IN</sub> = 0.2 Vp-p (*)			~	130	MHz
AM <sub>IN</sub> (HF mode)	f <sub>HF</sub>	—	Sine wave inpu	Sine wave input when $V_{IN} = 0.2 \text{ Vp-p}$ (*)			~	45	MHz
AM <sub>IN</sub> (LF mode)	f <sub>LF</sub>	—	Sine wave inpu	Sine wave input when $V_{IN} = 0.2 Vp-p$ (		0.9	~	12	MHz
IF <sub>IN</sub>	fIF	—	Sine wave inpu	t when V <sub>IN</sub> = 0.2 Vp-p	(*)	0.35	~	12	MHz
			FM <sub>IN</sub> input		(*)	0.3	~	V <sub>DD</sub> - 0.8	
Input amplitude	V <sub>IN</sub>	_	(VHF mode)	V <sub>DD</sub> = 1.8 to 3.0 V, Ta = -10 to 60°C		0.2	~	V <sub>DD</sub> - 0.8	Vр-р
			FM <sub>IN</sub> (FM mode	e), AM <sub>IN</sub> , IF <sub>IN</sub> input	(*)	0.2	~	V <sub>DD</sub> - 0.8	

# LCD Common Output/Segment Output, General-Purpose I/O Ports (COM 1 to COM4, S1 to S16, S17/P7-0 to S25/P9-0, P9-1 to 3, IN2)

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Output	"H" level	I <sub>OH1</sub>		$V_{LCD} = 3 \text{ V}, \text{ V}_{OH} = 2.7 \text{ V}$	-0.4	-0.8	_	mA
current	"L" level	I <sub>OL1</sub>		$V_{LCD} = 3 \text{ V},  V_{OL} = 0.3 \text{ V}$	0.4	0.8		
Output voltage 1/2 level		V <sub>BS</sub>	_	No load	1.35	1.55	1.75	V
Input leak	current	ILI	_	V <sub>IH</sub> = V <sub>DD</sub> , V <sub>IL</sub> = 0 V (when using I/O port, IN port)	_	_	±1.0	μA
Input	"H" level	V <sub>IH1</sub>	_	(when using I/O port, IN port)	$V_{DD} \times 0.6$	~	V <sub>DD</sub>	V
voltage	"L" level	V <sub>IL1</sub>		(when using I/O port, IN port)	0	~	$V_{DD} \times 0.1$	v

#### I/O Port (P1-0 to P1-3)

Characteristics Sy		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Output	"H" level	I <sub>OH1</sub>		V <sub>OH</sub> = 2.7 V	-0.4	-0.8	_	mA
current	"L" level	I <sub>OL1</sub>		$V_{OL} = 0.3 V$	0.4	0.8	_	mA
Input leak current		ILI	_	$V_{IH} = 3.0 \text{ V}, V_{IL} = 0 \text{ V}$ (when using I/O port)		_	±1.0	μΑ
Input	"H" level	V <sub>IH2</sub>		(when using I/O port)	2.4	~	3.0	V
voltage	"L" level	V <sub>IL2</sub>		(when using I/O port)	0	~	0.6	v
N-ch load resistance		R <sub>ON</sub>	_	$V_{OL} = 3.0 V$ (when connected to load resistance)	50	100	200	kΩ

For conditions marked by an asterisk (\*), guaranteed when  $V_{DD}$  = 1.8 to 3.6 V, Ta = -10 to 60°C

#### HOLD Input Port

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Input leak current		ILI	_	$V_{IH} = 3.0 \text{ V},  V_{IL} = 0 \text{ V}$	_	_	±1.0	μA
Input	"H" level	V <sub>IH3</sub>			2.4	~	3.0	V
voltage	"L" level	V <sub>IL3</sub>			0	~	1.2	V

#### A/D Converter (AD<sub>IN1</sub> to AD<sub>IN3</sub>, DC-REF)

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Analog input voltage range	V <sub>AD</sub>	_	AD <sub>IN1</sub> to AD <sub>IN3</sub>	0	~	V <sub>DD</sub>	V
Analog reference voltage range	V <sub>REF</sub>	_	DC-REF, $V_{DD}$ = 2.0 to 3.6 V	1.0	~	$V_{DD} \times 0.9$	V
Resolution	V <sub>RES</sub>	_	_	_	6	_	bit
Conversion total error	_	_	$V_{DD} = 2.0 \text{ to } 3.6 \text{ V}$	_	±1.0	±4.0	LSB
Analog input leak	ILI		$V_{IH} = 3.0 \text{ V}, V_{IL} = 0 \text{ V}$ (AD <sub>IN1</sub> to AD <sub>IN3</sub> , DC-REF)			±1.0	μA

#### Key Input Port (K0 to K3)

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Key input voltage range		V <sub>KI</sub>	_	—	0	~	V <sub>DD</sub>	V
A/D conversion resolution		V <sub>RES</sub>	_	—		3	_	bit
A/D conve	ersion total	_	_	V <sub>DD</sub> = 1.8 to 2.0 V	_	_	±1.5	LSB
error				V <sub>DD</sub> = 2.0 to 3.6 V	_		±0.5	
N-ch/P-ch resistance		R <sub>IN1</sub>	_	—	50	100	200	kΩ
Input	"H" level	V <sub>IH4</sub>	_	When releasing WAIT instruction	1.8	~	3.0	V
voltage	"L" level	V <sub>IL4</sub>	_	When releasing WAIT instruction	0	~	0.3	V
Input leak current		ILI		When input resistance is off, $V_{IH} = 3.0 \text{ V}, V_{IL} = 0 \text{ V}$		_	±1.0	μA

#### DO1/OT2, DO2 Output, Mute, OT1 Output

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Output current	"H" level	I <sub>OH1</sub>	_	$V_{OH} = 2.7 V$	-0.4	-0.8	_	mA
	"L" level	I <sub>OL1</sub>	_	$V_{OL} = 0.3 V$	0.4	0.8	_	ША
Output off leak current		I <sub>TL</sub>		$V_{TLH} = 3.0 \text{ V}, V_{TLL} = 0 \text{ V} (DO1, DO2)$	_	_	±100	nA

For conditions marked by an asterisk (\*), guaranteed when  $V_{DD}$  = 1.8 to 3.6 V, Ta = -10 to 60°C

#### General-Purpose I/O Port (P2-0 to P6-3)

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Output current	"H" level	I <sub>OH1</sub>		V <sub>OH</sub> = 2.7 V	-0.4	-0.8	_	mA
	"L" level	I <sub>OL1</sub>	_	$V_{OL} = 0.3 V$	0.4	0.8	_	
Input leak	current	ILI	_	$V_{IH} = 3.0 \text{ V}, V_{IL} = 0 \text{ V}$	_	_	±1.0	μA
niput	"H" level	V <sub>IH2</sub>		—	2.4	~	3.0	V
	"L" level	V <sub>IL2</sub>	_	_	0	1	0.6	v

### IN1/SCIN, RESET Input Port

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Input leak current		ILI	_	$V_{IH} = 3.0 \text{ V},  V_{IL} = 0 \text{ V}$ (excluding SC_{IN} input)	_	_	±1.0	μA
Input	"H" level	V <sub>IH2</sub>	_		2.4	1	3.0	V
voltage	"L" level	V <sub>IL2</sub>	_		0	1	0.6	v

#### Others

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Input pull-down resistance	R <sub>IN2</sub>	_	(TEST)	15	30	60	kΩ
X <sub>IN</sub> amp. feedback resistance	R <sub>fXT</sub>	_	(X <sub>IN</sub> -X <sub>OUT</sub> )	_	20	_	MΩ
X <sub>OUT</sub> output resistance	R <sub>OUT</sub>	_	(X <sub>OUT</sub> )		4	_	kΩ
Input amp. feedback	R <sub>fIN1</sub>		(FM <sub>IN</sub> , AM <sub>IN</sub> )	150	300	600	kΩ
resistance	R <sub>fIN2</sub>		(IF <sub>IN</sub> /SC <sub>IN</sub> )	500	1000	2000	
Voltage drop detection voltage	V <sub>STP</sub>	_	(V <sub>DD</sub> )	1.35	1.55	1.75	V
Voltage drop detection temperature property	DS	_	(V <sub>DD</sub> )	_	-3	_	mV/°C

For conditions marked by an asterisk (\*), guaranteed when  $V_{DD}$  = 1.8 to 3.6 V, Ta = -10 to 60°C

#### **Package Dimensions**





Weight: 0.45 g (typ.)

Unit : mm

#### **RESTRICTIONS ON PRODUCT USE**

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
   In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

Copyright Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com