**TENTATIVE** 

TOSHIBA CCD LINEAR IMAGE SENSOR CCD(Charge Coupled Device)

# TCD2551D

The TCD2551D is a high sensitive and low dark current 5340 elements × 3 line CCD color image sensor.

The sensor is designed for color scanner.

The device contains a row of 5340 elements x 3 line photodiodes which provide a 24 lines/mm across a A4 size paper. The device is operated by 5V pulse, and 12V power supply.

#### **FEATURES**

Number of Image Sensing Elements

: 5340 elements x 3 line

• Image Sensing Element Size :  $8\mu$ m by  $8\mu$ m on  $8\mu$ m centers

Photo Sensing Region : High sensitive pn photodiode


Clock : 2 phase (5V)

• Distance Between Photodiode Array :  $64\mu$ m (8 Lines)

Internal Circuit : Sample and Hold circuit, Clamp circuit

• Package : 24 pin DIP

Color Filter : Red, Green, Blue




Weight: 6.5g (Typ.)

### MAXIMUM RATINGS (Note 1)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Clock Pulse Voltage	Vφ		V
Shift Pulse Voltage	V <sub>SH</sub>		V
Reset Pulse Voltage	VRS	0.3.0	V
Sample and Hold	V <u>SP</u>	-0.3~8	V
Pulse Voltage	0.	TEN C	17/6
Clamp Pulse Voltage	VCP	21 PY 1	V
Power Supply Voltage	V <sub>OD</sub> V <sub>DD</sub>	-0.3~15	V
Operating Temperature	T <sub>opr</sub>	0~60	°C
Storage Temperature	T <sub>stg</sub>	<b>- 25∼85</b>	°C

(Note 1) All voltage are with respect to SS terminals (Ground).

### PIN CONNECTIONS




(TOP VIEW)

#### 961001EBA2

TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing 100HIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of form life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified perfectly langes as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

### **CIRCUIT DIAGRAM**



961001EBA2'

The products described in this document are subject to foreign exchange and foreign trade control laws.
The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
The information contained herein is subject to change without notice.

### **PIN NAMES**

PIN No.	SYMBOL	NAME	PIN No.	SYMBOL	NAME
1	OS2	Signal Output 2 (Blue)	13	φ <b>2</b> Α2	Clock 2 (Phase 2)
2	OS3	Signal Output 3 (Red)	14	<i>φ</i> 1A2	Clock 2 (Phase 1)
3	OD	Power (Analog)	15	SS	Ground
4	RS	Reset Gate	16	NC	Non Connection
5	φ1B	Final Stage Clock (phase 1)	17	V <sub>DD</sub>	Power (Digital)
6	φ1 <b>Δ4</b>	Clock 4 (Phase 1)	18	φ2A1	Clock 1 (Phase 2)
7	φ2A4	Clock 4 (Phase 2)	19	φ1A1	Clock 1 (Phase 1)
8	SS	Ground	20	φ2B	Final Stage Clock (phase 2)
9	SS	Ground	21	CP	Clamp Gate
10	SH	Shift Gate	22	SP	Sample and Hold Gate
11	φ1A3	Clock 3 (Phase 1)	23	SS	Ground
12	φ <b>2</b> Α3	Clock 3 (Phase 2)	24	OS1	Signal Output 1 (Green)

# **OPTICAL/ELECTRICAL CHARACTERISTICS**

(Ta = 25°C,  $V_{OD}$  = 12V,  $V_{\phi} = V_{\overline{RS}} = V_{SH} = V_{\overline{CP}} = 5V$  (PULSE),  $f_{\phi} = 0.5$ MHz,  $f_{\overline{RS}} = 1.0$ MHz, LOAD RESISTANCE = 100k $\Omega$ ,  $t_{|NT|}$  (INTEGRATION TIME) = 10ms, LIGHT SOURCE = A LIGHT SOURCE + CM500S FILTER (t = 1.0mm))

LIGHT SOURCE - A LIGHT SO	OILCE I CIVISO		···· <i>/</i>				
CHARACTERISTIC		SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
	Red	R <sub>R</sub>	3.7	5.3	6.9		
Responsivity	Green	R <sub>G</sub>	5.3	7.7	10.0	V / lx·s	(Note 2)
	Blue	R <sub>B</sub>	2.0	2.9	3.8		
Photo Response Non Uniformity		PRNU (1)	T —	10	20	%	(Note 3)
		PRNU (3)	_	3	12	mV	(Note 4)
Register Imbalance		RI	T —	_	3	%	(Note 5)
Saturation Output Voltage		V <sub>SAT</sub>	2.0	2.5	_	V	(Note 6)
Saturation Exposure		SE	0.20	0.32	_	lx∙s	(Note 7)
Dark Signal Voltage		V <sub>DRK</sub>		3.0	9.0	mV	(Note 8)
Dark Signal Non Uniformity		DSNU	T —	4.0	12.0	mV	(Note 9)
DC Power Dissipation		PD	T —	500	550	mW	
Total Transfer Efficiency		TTE	92	_	_	%	
Output Impedance		Z <sub>o</sub>	T —	0.3	1.0	kΩ	
DC Signal Output Voltage		Vos	3.0	6.0	8.0	V	(Note 10)
Random Noise		$N_{D^\sigma}$		1.25	_	mV	(Note 11)

TOSHIBA

(Note 2) Responsivity is defined for each color of signal outputs average when the photosensitive surface is applied with the light of uniform illumination and uniform color temperature.

TCD2551D

(Note 3) PRNU (1) is defined for each color on a single chip by the expressions below when the photosensitive surface is applied with the light of uniform illumination and uniform color temperature. The amount of the incident light is 50% of SE (Typ.)

PRNU (1) = 
$$\frac{\Delta \chi}{\gamma}$$
 × 100 (%)

Where  $\overline{\chi}$  is average of total signal outputs and  $\Delta \chi$  is the maximum deviation from  $\overline{\chi}$ .

(Note 4) PRNU (3) is defined as maximum voltage difference between two adjacent pixels, where measured at 5% of SE (Typ.).

(Note 5) RI is defined for each color on a single chip by the expressions below when the photosensitive surface is applied with the light of uniform illumination and uniform color temperature.

RI = 
$$\frac{\sum_{x=1}^{5339} |x_{1} - x_{1} + 1|}{5339 \cdot \overline{x}} \times 100 (\%)$$

Where  $\chi n$  and  $\chi n + 1$  are signal outputs of each pixel.  $\overline{\chi}$  is average of signal outputs of all effective pixels.


(Note 6) V<sub>SAT</sub> is defined as minimum Saturation Output Voltage of all effective pixels.

(Note 7) Definition of SE


$$SE = \frac{V_{SAT}}{R_{G}} (Ix \cdot s)$$

(Note 8) V<sub>DRK</sub> is defined as average dark signal voltage of all effective pixels.


(Note 9) DSNU is defined as different voltage between  $V_{DRK}$  and  $V_{MDK}$ , when  $V_{MDK}$  is maximum dark voltage.



(Note 10) DC Signal Output Voltage is defined as follows:



(Note 11) Random noise is defined as the standard deviation (sigma) of the output level difference between two adjacent effective pixels under no illumination (i.e. dark condition) calculated by the following procedure.



- 1) Two adjacent pixels (pixel n and n + 1) in one reading are fixed as measurement points.
- 2) Each of the output levels at video output periods averaged over 200 nanosecond period to get Vn and Vn + 1.
- 3) Vn + 1 is subtracted from Vn to get  $\Delta V$ .

$$\Delta V = Vn - Vn + 1$$

4) The standard deviation of  $\Delta V$  is calculated after procedure 2) and 3) are repeated 30 times (30 readings).

$$\overline{\Delta V} = \frac{1}{30} \sum_{i=1}^{30} |\Delta Vi| \qquad \sigma = \sqrt{\frac{1}{30} \sum_{i=1}^{30} (|\Delta Vi| - \overline{\Delta V})^2}$$

5) Procedure 2), 3) and 4) are repeated 10 times to get 10 sigma values.

$$\overline{\sigma} = \frac{1}{10} \int_{j=1}^{10} \sigma_j$$

6)  $\overline{\sigma}$  value calculated using the above procedure is observed  $\sqrt{2}$  times larger than that measured relative to the ground level. So we specify the random noise as follows

Random noise = 
$$\frac{1}{\sqrt{2}} \overline{\sigma}$$


### **OPERATING CONDITION**

CHARACTERISTI	С	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Clock Pulse Voltage	"H"Level	V φ 1A	4.5	5.0	5.5	V	
Clock Fulse Voltage	"L" Level	V∳2A	0	_	0.5	\ \ \	
Final Stage Clock Pulse	"H"Level	V <i>ϕ</i> 1B	4.5	5.0	5.5	V	
Voltage	"L" Level	V	0	_	0.5		
Shift Dulco Voltago	"H"Level	Vari	VøA"H"-0.5	Vφ <b>Α"</b> H"	Vφ <b>Α"</b> H"	V	(Note 12)
Shift Pulse Voltage	"L" Level	VSH	0	_	0.5		
Reset Pulse Voltage	"H"Level	VRS	4.5	5.0	5.5	V	
	"L" Level		0	_	0.5		
Sample and Hold Pulse	"H"Level	\/==	4.5	5.0	5.5	V	(Note 13)
Voltage	"L" Level	VSP	0	_	0.5	V	
Clamp Pulse Voltage	"H"Level	\/	4.5	5.0	5.5	V	
Clamp Pulse Voltage	"L" Level	VCP	0	_	0.5	\ \	
Power Supply Voltage		V <sub>OD</sub>	11.4	12.0	13.0	V	

(Note 12)  $V\phi A''H''$  means the high level voltage of  $V\phi A$  when SH pulse is high level. (Note 13) Supply "L" Level to  $\overline{SP}$  terminal when sample and hold circuitry is not used.


# **CLOCK CHARACTERISTICS** (Ta = 25°C)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Clock Pulse Frequency	fø	_	0.5	3	MHz	
Reset Pulse Frequency	fRS	_	1	6	MHz	
Sample and Hold Pulse Frequency	f <u>⊽</u> P	_	1	6	MHz	
Clamp Pulse Frequency	₹ <mark>CP</mark>	_	1	6	MHz	
Clock Capacitance	C∮A	_	700	_	pF	
Final Stage Clock Capacitance	C∳B	_	50	_	pF	
Shift Gate Capacitance	C <sub>SH</sub>	_	20	_	pF	
Reset Gate Capacitance	CRS	_	20	_	pF	
Sample and Hold Gate Capacitance	CSP	_	20	_	pF	
Clamp Gate Capacitance	CCP	_	20	_	pF	



TIMING CHART

# TIMING REQUIREMENTS





# TIMING REQUIREMENTS (Cont'd)


CHARACTERISTIC	SYMBOL	MIN.	TYP. (Note 14)	MAX.	UNIT
Pulse Timing of SH and ∮1A	t1	110	1000	_	ns
Pulse Timing of Sh and \$1A	t5	200	1000	_	
SH Pulse Rise Time, Fall Time	t2, t4	0	50	_	ns
$\phi$ 1, $\phi$ 2 Pulse Rise Time, Fall Time	t6, t7	0	50	_	ns
RS Pulse Rise Time, Fall Time	t8, t10	0	20	_	ns
SP Pulse Rise Time, Fall Time	t16, t18	0	20	_	ns
CP Pulse Rise Time, Fall Time	t11, t13	0	20	_	ns
SH Pulse Width	t3	1000	2000	_	ns
RS Pulse Width	t9	50	100	_	ns
SP Pulse Width	t17	50	100	_	ns
Pulse Timing of RS and SP	t19	0	20	_	ns
Video Data Delay Time (Note 15)	t20, t21	_	50	_	ns
CP Pulse Width	t12	10	100	_	ns
Pulse Timing of $\phi$ 1B, $\phi$ 2B and $\overline{\sf CP}$	t14	5	40	_	ns
Pulse Timing of RS and CP	t15	0	20	_	ns
Pulse Timing of SH and $\overline{CP}$	t22	0	500	_	ns

(Note 14) TYP. is the case of f\$\overline{RS}\$ = 1.0MHz. (Note 15) Load Resistance is 100k\$\Omega\$.


### **TYPICAL PERFORMANCE CURVES**







## **TYPICAL DRIVE CIRCUIT**



### **CAUTION**

### 1. Window Glass

The dust and stain on the glass window of the package degrade optical performance of CCD sensor.

Keep the glass window clean by saturating a cotton swab in alcohol and lightly wiping the surface, and allow the glass to dry, by blowing with filtered dry N<sub>2</sub>.

Care should be taken to avoid mechanical or thermal shock because the glass window is easily to damage.

#### 2. Electrostatic Breakdown

Store in shorting clip or in conductive foam to avoid electrostatic breakdown.

## 3. Incident Light

CCD sensor is sensitive to infrared light.


Note that infrared light component degrades resolution and PRNU of CCD sensor.

## 4. Lead Frame Forming

Since this package is not strong against mechanical stress, you should not reform the lead frame. We recommend to use a IC-inserter when you assemble to PCB.

## **OUTLINE DRAWING**

Unit: mm



- (Note 1) No. 1 SENSOR ELEMENT (S1) TO EDGE OF PACKAGE.
- (Note 2) TOP OF CHIP TO BOTTOM OF PACKAGE.
- (Note 3) GLASS THICKNES (n = 1.5)
- (Note 4) No. 1 SENSOR ELEMENT (S1) TO EDGE OF NO. 1 PIN.

Weight: 6.5g (Typ.)