

TOSHIBA

TCD2554D

TOSHIBA CCD LINEAR IMAGE SENSOR CCD (Charge Coupled Device)


TCD2554D

The TCD2554D is a high sensitive and low dark current 5348 elements×3 line CCD color image sensor which includes CCD drive circuit, clamp circuit and sample and hold circuit.

The sensor is designed for scanner. The device contains a row of 5348 elements×3 line photodiodes which provide a 24 lines/mm (600DPI) across a A4 size paper. The device is operated by 5V pulse, and 12V power supply.

FEATURES

- Number of Image Sensing Elements : 5348 elements×3 line
- Image Sensing Element Size : 8μm by 8μm on 8μm centers
- Photo Sensing Region : High sensitive and low dark current PN photodiode
- Distance Between Photodiode Array : 32μm (4 Lines)
- Clock : 2 phase (5V)
- Power Supply : 12V Power supply voltage
- Internal Circuit : Sample and Hold circuit, Clamp circuit
- Package : 24 pin CERDIP package
- Color Filter : Red, Green, Blue



WDIP24-G-400-2.54A (B)


Weight : 5.0g (Typ.)

MAXIMUM RATINGS (Note 1)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Clock Pulse Voltage	VφA		V
Shift Pulse Voltage	VSH		V
Reset Pulse Voltage	VRS	- 0.3~8	V
Clamp Pulse Voltage	VCP		V
Sample and Hold Pulse Voltage	VSP		V
Power Supply Voltage	VOD VDD		- 0.3~15
Operating Temperature	Topr	0~60	°C
Storage Temperature	Tstg	- 25~85	°C

(Note 1) All voltage are with respect to SS terminals (Ground).

PIN CONNECTION




(TOP VIEW)

980910EBA1

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.



CIRCUIT DIAGRAM



PIN NAMES

PIN No.	SYMBOL	NAME	PIN No.	SYMBOL	NAME
1	OS1	Signal Output 1 (Blue)	13	SS	Ground
2	OS2	Signal Output 2 (Green)	14	V _{DD}	Power (Digital)
3	OS3	Signal Output 3 (Red)	15	φ2A2	Clock 2 (Phase 2)
4	SS	Ground	16	φ1A2	Clock 2 (Phase 1)
5	SP	Sample and Hold Gate	17	SH2	Shift Gate 2
6	CP	Clamp Gate	18	φ2A1	Clock 1 (Phase 2)
7	SS	Ground	19	φ1A1	Clock 1 (Phase 1)
8	SS	Ground	20	SH1	Shift Gate 1
9	SS	Ground	21	φ1B	Final Stage Clock (Phase 1)
10	SH3	Shift Gate 3	22	RS	Reset Gate
11	φ2A3	Clock 3 (Phase 2)	23	SS	Ground
12	φ1A3	Clock 3 (Phase 1)	24	OD	Power (Analog)

OPTICAL / ELECTRICAL CHARACTERISTICS

(Ta = 25°C, V_{OD} = V_{DD} = 12V, V_φ = V_{RS} = V_{SH} = V_{CP} = 5V (PULSE), f_φ = 1MHz, f_{RS} = 1MHz,
LOAD RESISTANCE = 100kΩ, t_{INT} (INTEGRATION TIME) = 10ms,
LIGHT SOURCE = A LIGHT SOURCE + CM500S FILTER (t = 1mm))

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Sensitivity	R _R	9.0	12.9	16.8	V / (lx·s)	(Note 2)
	R _G	9.9	14.1	18.3		
	R _B	3.5	5.0	6.5		
Photo Response Non Uniformity	PRNU (1)	—	10	20	%	(Note 3)
	PRNU (3)	—	3	12	mV	(Note 4)
Image Lag	IL	—	1	—	%	(Note 5)
Saturation Output Voltage	V _{SAT}	2.75	—	—	V	(Note 6)
Saturation Exposure	SE	—	—	—	lx·s	(Note 7)
Dark Signal Voltage	V _{DRK}	—	3.0	9	mV	(Note 8)
Dark Signal Non Uniformity	DSNU	—	4.0	12	mV	(Note 8)
DC Power Dissipation	P _D	—	200	300	mW	
Total Transfer Efficiency	TTE	92	—	—	%	
Output Impedance	Z _O	—	—	1.0	kΩ	
DC Signal Output Voltage	V _{OS}	3.0	5.0	7.0	V	(Note 9)
Random Noise	N _{Dσ}	—	0.9	—	mV	(Note 10)
Reset Noise	V _{RSN}	—	200	—	mV	(Note 9)

(Note 2) Sensitivity is defined for each color of signal outputs average when the photosensitive surface is applied with the light of uniform illumination and uniform color temperature.

(Note 3) PRNU (1) is defined for each color on a single chip by the expressions below when the photosensitive surface is applied with the light of uniform illumination and uniform color temperature.

$$\text{PRNU (1)} = \frac{\Delta\bar{x}}{\bar{x}} \times 100 (\%)$$

When \bar{x} is average of total signal output and $\Delta\bar{x}$ is the maximum deviation from \bar{x} .
The amount of incident light is shown below.


$$\text{Red} = 1/2 \cdot \text{SE}$$

$$\text{Green} = 1/2 \cdot \text{SE}$$

$$\text{Blue} = 1/4 \cdot \text{SE}$$

(Note 4) PRNU (3) is defined as maximum voltage with next pixel, where measured 5% of SE (Typ.).

(Note 5) Image Lag is defined as follows.



(Note 6) V_{SAT} is defined as minimum saturation output of all effective pixels.


(Note 7) Definition of SE

$$SE = \frac{V_{SAT}}{R_G} (lx \cdot s)$$


(Note 8) V_{DRK} is defined as average dark signal voltage of all effective pixels. DSNU is defined as different voltage between V_{DRK} and V_{MDK} when V_{MDK} is maximum dark signal voltage.



(Note 9) DC signal output voltage and Reset Noise is defined as follows, but Reset Noise is a fixed pattern noise.



(Note 10) Random noise is defined as the standard deviation (sigma) of the output level difference between two adjacent effective pixels under no illumination (i.e. dark conditions) calculated by the following procedure.



- 1) Two adjacent pixels (pixel n and n + 1) in one reading are fixed as measurement points.
- 2) Each of the output level at video output periods averaged over 200ns period to get V (n) and V (n + 1).
- 3) V (n + 1) is subtracted from V (n) to get ΔV .

$$\Delta V = V(n) - V(n + 1)$$

- 4) The standard deviation of ΔV is calculated after procedure 2) and 3) are repeated 30 times (30 readings).

$$\Delta V = \frac{1}{30} \sum_{i=1}^{30} |\Delta V_i| \quad \sigma = \sqrt{\frac{1}{30} \sum_{i=1}^{30} (|\Delta V_i| - \overline{\Delta V})^2}$$

- 5) Procedure 2), 3) and 4) are repeated 10 times to get sigma value.
- 6) 10 sigma values are averaged.

$$\overline{\sigma} = \frac{1}{10} \sum_{j=1}^{10} \sigma_j$$

- 7) $\overline{\sigma}$ value calculated using the above procedure is observed $\sqrt{2}$ times larger than that measured relative to the ground level. So we specify random noise as follows.

$$N_D \sigma = \frac{1}{\sqrt{2}} \overline{\sigma}$$

OPERATING CONDITION

CHARACTERISTIC		SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Clock Pulse Voltage	"H" Level	$V_{\phi A}$	4.75	5.0	5.5	V	
	"L" Level		0.0	0.0	0.3		
Shift Pulse Voltage	"H" Level	V_{SH}	4.5	5.0	5.5	V	(Note 11)
	"L" Level		0.0	0.0	0.3		
Reset Pulse Voltage	"H" Level	$\overline{V_{RS}}$	4.5	5.0	5.5	V	
	"L" Level		0.0	0.0	0.3		
Sample and Hold Pulse Voltage	"H" Level	$\overline{V_{SP}}$	4.5	5.0	5.5	V	(Note 12)
	"L" Level		0.0	0.0	0.3		
Clamp Pulse Voltage	"H" Level	$\overline{V_{CP}}$	4.5	5.0	5.5	V	
	"L" Level		0.0	0.0	0.3		
Power Supply Voltage (Analog)		V_{OD}	11.4	12.0	13.0	V	
Power Supply Voltage (Digital)		V_{DD}	11.4	12.0	13.0	V	


(Note 11) $V_{\phi A}$ "H" means the high level voltage of $V_{\phi A}$ when SH pulse is high level.

(Note 12) Supply "L" Level to \overline{SP} terminal when sample and hold circuitry is not used.


CLOCK CHARACTERISTICS (Ta = 25°C)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Clock Pulse Frequency	$f_{\phi A}$	0.3	1.0	5.0	MHz
Reset Pulse Frequency	$f_{\overline{RS}}$	0.3	1.0	5.0	MHz
Clamp Pulse Frequency	$f_{\overline{CP}}$	0.3	1.0	5.0	MHz
Sample and Hold Pulse Frequency	$f_{\overline{SP}}$	0.3	1.0	5.0	MHz
Clock Capacitance	$C_{\phi A}$	—	400	550	pF
Final Stage Clock Capacitance	$C_{\phi B}$	—	15	30	pF
Shift Gate Capacitance	C_{SH}	—	20	30	pF
Reset Gate Capacitance	$C_{\overline{RS}}$	—	20	30	pF
Sample and Hold Gate Capacitance	$C_{\overline{SP}}$	—	20	30	pF
Clamp Gate Capacitance	$C_{\overline{CP}}$	—	20	30	pF




TIMING CHART
(BIT CLAMP MODE)



TIMING CHART
(LINE CLAMP MODE)



TIMING REQUIREMENTS
(LINE CLAMP MODE)




TIMING REQUIREMENTS (Cont.)

CHARACTERISTIC	SYMBOL	MIN.	TYP. (Note 13)	MAX.	UNIT
Pulse Timing of SH and $\phi 1$	t1	120	1000	—	ns
	t5	800	1000	—	
SH Pulse Rise Time, Fall Time	t2, t4	0	50	—	ns
SH Pulse Width	t3	3000	5000	—	ns
Pulse Timing of SH and \overline{CP}	t6	0	500	—	ns
$\phi 1, \phi 2$ Pulse Rise Time, Fall Time	t7, t8	0	50	—	ns
Pulse Timing of ϕA and \overline{RS}	t9	100	—	—	ns
\overline{RS} Pulse Rise Time, Fall Time	t10, t11	0	20	—	ns
\overline{RS} Pulse Width	t12	30	100	—	ns
Pulse Timing of \overline{RS} and \overline{CP}	t13	150	200	—	ns
Pulse Timing of $\phi 1A, \phi 2A$ and \overline{CP}	t14	10	50	—	ns
\overline{CP} Pulse Rise Time, Fall Time	t15, t16	0	20	—	ns
\overline{CP} Pulse Width	t17	40	100	—	ns
Video Data Delay Time (Note 14)	t18	—	80	—	ns
\overline{SP} Pulse Rise Time, Fall Time	t19, t20, t25, t26	0	20	—	ns
\overline{SP} Pulse Width	t21, t27	40	100	—	ns
Pulse Timing of \overline{RS} and \overline{SP}	t22	0	20	—	ns
Pulse Timing of \overline{SP} and $\phi 1B$	t23, t24	0	10	—	ns
Pulse Timing of \overline{RS} and RS-noise	t28	—	(Note 15)	—	μs

(Note 13) TYP. is the case of $f_{\overline{RS}} = 1.0\text{MHz}$

(Note 14) Load resistance is $100\text{k}\Omega$

(Note 15)






APPLICATION NOTE


Mode Select

Sample and Hold	ON \overline{SP} Pulse	OFF $\overline{SP} = \text{Low}$
Clamp Mode	Bit Clamp \overline{CP} Pulse	Line Clamp $\overline{CP} = \overline{SH}$

TYPICAL SPECTRAL RESPONSE / MODULATION TRANSFER FUNCTION



TYPICAL DRIVE CIRCUIT



- IC1, 2, 3 : TC74HC04AP
- TR1 : 2SC1815-Y
- R1 : 150Ω
- R2 : 1500Ω

CAUTION**1. Window Glass**

The dust and stain on the glass window of the package degrade optical performance of CCD sensor.

Keep the glass window clean by saturating a cotton swab in alcohol and lightly wiping the surface, and allow the glass to dry, by blowing with filtered dry N₂.

Care should be taken to avoid mechanical or thermal shock because the glass window is easily to damage.

2. Electrostatic Breakdown

Store in shorting clip or in conductive foam to avoid electrostatic breakdown.

3. Incident Light

CCD sensor is sensitive to infrared light.

Note that infrared light component degrades resolution and PRNU of CCD sensor.


4. Lead Frame Forming

Since this package is not strong against mechanical stress, you should not reform the lead frame.

We recommend to use a IC-inserter when you assemble to PCB.

OUTLINE DRAWING
WDIP24-G-400-2.54A (B)

Unit : mm



- (Note 1) No.1 SENSOR ELEMENT (S1) TO EDGE OF PACKAGE.
- (Note 2) TOP OF CHIP TO BOTTOM OF PACKAGE.
- (Note 3) GLASS THICKNESS (n = 1.5)
- (Note 4) No.1 SENSOR ELEMENT (S1) TO EDGE OF No.1 PIN.

Weight : 5.0g (Typ.)