INTEGRATED CIRCUITS









TDA1312A; TDA1312AT

FEATURES

- 8 × oversampling (simultaneous input) possible
- Voltage output
- Space saving package SO8 or DIL8
- Low power consumption
- Wide dynamic range (16-bit resolution)
- Continuous Calibration (CC) concept
- · Easy application:
 - single 4 to 5.5 V rail supply
 - output current and bias current are proportional to the supply voltage
 - integrated current-to-voltage converter
- · Internal bias current ensures maximum dynamic range
- Wide operating temperature range (-40 °C to + 85 °C)
- Compatible with most current Japanese input formats: time multiplexed, two's complement and TTL
- No zero-crossing distortion
- Cost efficient.

ORDERING INFORMATION

GENERAL DESCRIPTION

The TDA1312A; 1312AT is a voltage driven D/A converter and is a device of a new generation of digital-to-analog converters which embodies the innovative technique of Continuous Calibration (CC). The largest bit-currents are repeatedly generated by one single current reference source. This duplication is based upon an internal charge storage principle having an accuracy insensitive to ageing, temperature matching and process variations.

The TDA1312A; 1312AT is fabricated in a 1.0 μ m CMOS process and features an extremely low power dissipation, small package size and easy application. Furthermore, the accuracy of the intrinsic high coarse-current combined with the implemented symmetrical offset decoding method preclude zero-crossing distortion and ensures high quality audio reproduction. Therefore, the CC-DAC is eminently suitable for use in (portable) digital audio equipment.

	PACKAGE						
	PINS	PIN POSITION	MATERIAL	CODE			
TDA1312A ⁽¹⁾	8	DIL	plastic	SOT97DE			
TDA1312AT ⁽²⁾	8	SO8	plastic	SOT96AG			

Notes

1. SOT97-1; 1996 August 14.

2. SOT96-1; 1996 August 14.

TDA1312A; TDA1312AT

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{DD}	supply voltage		4	5	5.5	V
I _{DD}	supply current	V _{DD} = 5 V; at code 0000H	-	3.4	6.0	mA
V _{FS}	full scale output voltage	V _{DD} = 5 V	1.8	2.0	2.2	V
(THD+N)/S	total harmonic distortion plus	at 0 dB signal level	_	-68	-63	dB
	noise		-	0.04	0.07	%
		at –60 dB signal level	-	-30	-24	dB
			-	3	6	%
		at –60 dB signal level;	-	-33	-	dB
		A-weighted	-	2	-	%
S/N	signal-to-noise ratio at bipolar zero	A-weighted; at code 0000H	86	92	-	dB
t _{CS}	current settling time to ± 1 LSB		-	0.2	-	μs
BR	input bit rate at data input		_	-	18.4	Mbits/s
f _{вск}	clock frequency at clock input		-	-	18.4	MHz
TC _{FS}	full scale temperature coefficient at analog outputs (I _{OL} ; I _{OR})		-	±400	-	ppm
T _{amb}	operating ambient temperature		-40	_	+85	°C
P _{tot}	total power dissipation	V _{DD} = 5 V; at code 0000H	-	17	30	mW





T

PINNING

SYMBOL	PIN	DESCRIPTION
BCK	1	bit clock input
DATAR	2	right data input
DATAL	3	left data input
GND	4	ground
V _{DD}	5	positive supply voltage
V _{OL}	6	left channel output
V _{OR}	7	right channel output
WS	8	word select input

FUNCTIONAL DESCRIPTION

The basic operation of the continuous calibration DAC is illustrated in Fig.3. The figure shows the calibration and operation cycle. During calibration of the MOS current source (Fig.3a) transistor M1 is connected as a diode by applying a reference current. The voltage V_{gs} on the intrinsic gate-source capacitance C_{gs} of M1 is then determined by the transistor characteristics. After calibration of the drain current to the reference value I_{ref} , the switch S1 is opened and S2 is switched to the other position (Fig.3b). The gate-to-source voltage V_{gs} of M1 is not changed because the charge on C_{gs} is preserved. Therefore, the drain current of M1 will still be equal to I_{REF} and this exact duplicate of I_{REF} is now available at the OUT terminal.

The 32 current sources and the spare current source of the TDA1312A; AT are continuously calibrated (see Fig.1). The spare current source is included to allow continuous converter operation. The output of one calibrated source is

TDA1312A; TDA1312AT



connected to an 11-bit binary current divider consisting of 2048 transistors. A symmetrical offset decoding principle is incorporated and arranges the bit switching in such a way that the zero-crossing is performed only by switching the LSB currents.

The TDA1312A; AT (CC-DAC) accepts serial input data formats of 16-bit word length. Left and right data words are time multiplexed. The most significant bit (bit 1) must always be first. The input data format is shown in Figs.4 and 5.

Data is placed in the right and left input registers (see Fig.1). The data in the input registers is simultaneously latched in the output registers which control the bit switches.

An internal offset voltage V_{OFF} is added to the full scale output voltage V_{FS}; V_{OFF} and V_{FS} are proportional to V_{DD}: Where V_{DD1}/V_{DD2} = V_{FS1}/V_{FS2} = V_{OFF1}/V_{OFF2}.

TDA1312A; TDA1312AT



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DD}	supply voltage		_	6.0	V
T _{stg}	storage temperature		-55	+150	°C
T _{XTAL}	maximum crystal temperature		_	+150	°C
T _{amb}	operating ambient temperature		-40	+85	°C
V _{es}	electrostatic handling	note 1	-2000	+2000	V
		note 2	-200	+200	V

Notes

- 1. Human body model: C = 100 pF; R = 1500 Ω ; 3 zaps positive and negative.
- 2. Machine model: C = 200 pF; L = 0.5 μ H; R = 10 Ω ; 3 zaps positive and negative.

THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R _{th j-a}	from junction to ambient in free air	
	DIL8	100 K/W
	SO8	210 K/W

TDA1312A; TDA1312AT

CHARACTERISTICS

 V_{DD} = 5 V; T_{amb} = 25 °C; measured in Fig.1; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply						
V _{DD}	positive supply voltage		4.0	5.0	5.5	V
I _{DD}	supply current	at code 0000H	-	3.4	6.0	mA
Digital inputs	; pins WS, BCK and DATA	•				
I _{IL}	input leakage current LOW	$V_{I} = 0 V$	-	-	10	μA
I _{IH}	input leakage current HIGH	V ₁ = 5 V	-	-	10	μA
f _{BCK}	clock frequency		_	_	18.4	MHz
BR	bit rate data input		_	_	18.4	Mbits/s
f _{WS}	word select input frequency		-	-	384	kHz
Timing (see F	ïg.4)		•	•	•	
tr	rise time		_	_	12	ns
t _f	fall time		-	-	12	ns
t _{CY}	bit clock cycle time		54	_	_	ns
t _{BCKH}	bit clock pulse width HIGH		15	-	-	ns
t _{BCKL}	bit clock pulse width LOW		15	-	-	ns
t _{SU;DAT}	data set-up time		12	-	-	ns
t _{HD:DAT}	data hold time to bit clock		2	-	-	ns
t _{HD:WS}	word select hold time		2	-	-	ns
t _{SU;WS}	word select set-up time		12	-	-	ns
Analog outpu	its; pins V_{OL} and V_{OR}					
V _{FS}	full-scale voltage		1.8	2.0	2.2	V
TC _{FS}	full-scale temperature coefficient		-	±400	-	ppm
V _{OFF}	offset voltage	at code 1000H	0.42	0.47	0.52	V
(THD+N)/S	total harmonic distortion plus noise	at 0 dB signal level;	-	-68	-63	dB
		note 1	_	0.04	0.07	%
		at –60 dB signal level;	_	-30	-24	dB
		note 1	-	3	6	%
		at –60 dB signal level;	-	-33	-	dB
		A-weighted; note1	_	2	_	%
		at 0 dB signal level;	_	-65	-61	dB
		f = 20 Hz to 20 kHz	_	0.05	0.09	%

TDA1312A; TDA1312AT

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Analog outputs; pins V _{OL} and V _{OR}						
t _{cs}	current settling time to ± 1 LSB		_	0.2	_	μs
α	channel separation		75	80	-	dB
δΙ _Ο	unbalance between outputs	note 1	-	0.2	0.3	dB
t _d	time delay between outputs		_	±0.2	_	μs
S/N	signal-to-noise ratio at bipolar zero	A-weighted; at code 0000H	86	92	_	dB

Note

1. Measured with 1 kHz sinewave generated at sampling rate of 192 kHz.



TDA1312A; TDA1312AT



T

SOT97-1

Stereo continuous calibration DAC (CC-DAC)

TDA1312A; TDA1312AT

PACKAGE OUTLINES

DIP8: plastic dual in-line package; 8 leads (300 mil)



UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	b ₂	С	D ⁽¹⁾	Е ⁽¹⁾	е	e ₁	L	ME	м _н	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.14	0.53 0.38	1.07 0.89	0.36 0.23	9.8 9.2	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	1.15
inches	0.17	0.020	0.13	0.068 0.045	0.021 0.015	0.042 0.035	0.014 0.009	0.39 0.36	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.045

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1330E DATE
SOT97-1	050G01	MO-001AN				-92-11-17 95-02-04

TDA1312A; TDA1312AT



OUTLINE		EUROPEAN				
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1350E DATE
SOT96-1	076E03S	MS-012AA				95-02-04 97-05-22

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

DIP

SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg max}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than $300 \,^{\circ}$ C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 $^{\circ}$ C, contact may be up to 5 seconds.

SO

REFLOW SOLDERING

Reflow soldering techniques are suitable for all SO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

TDA1312A; TDA1312AT

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 $^{\circ}\text{C}.$

WAVE SOLDERING

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

TDA1312A; TDA1312AT

DEFINITIONS

Data sheet status						
Objective specification	This data sheet contains target or goal specifications for product development.					
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.					
Product specification	This data sheet contains final product specifications.					
Limiting values						
Limiting values given are in a more of the limiting values m of the device at these or at a is not implied. Exposure to li	Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.					
Application information						
Where application information is given, it is advisory and does not form part of the specification.						

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.