

INTEGRATED CIRCUITS

DATA SHEET

TDA1313; TDA1313T **Stereo continuous calibration DAC** **(CC-DAC)**

Objective specification
File under Integrated Circuits, IC01

July 1993

Stereo continuous calibration DAC (CC-DAC)

TDA1313; TDA1313T

FEATURES

- 4/8 × oversampling (multiplexed/simultaneous input) possible
- Voltage output (capable of driving headphone)
- Space saving package (SO16 or DIL16)
- Low power consumption
- Wide dynamic range (16-bit resolution)
- Continuous Calibration concept
- Easy application:
 - single 3 to 5.5 V supply rail
 - output voltage is proportional to the supply voltage
 - integrated current-to-voltage converter
- Internal bias current ensures maximum dynamic range
- Wide operating temperature range (−40 °C to +85 °C)
- Compatible with most current Japanese input format multiplexed/simultaneous, two's complement and CMOS)
- No zero crossing distortion
- Cost efficient
- High signal-to-noise ratio
- Low total harmonic distortion.

GENERAL DESCRIPTION

The TDA1313; 1313T is a voltage driven digital-to-analog converter, and is of a new generation of DACs which incorporates the innovative technique of Continuous Calibration (CC). The largest bit-currents are repeatedly generated from one single current reference source. This duplication is based upon an internal charge storage principle having an accuracy which is insensitive to ageing, temperature and process variations.

The TDA1313; 1313T is fabricated in a 1.0 μm CMOS process and features an extremely low power dissipation, small package size and easy application. Furthermore, the accuracy of the intrinsic high coarse-current combined with the implemented symmetrical offset decoding method preclude zero-crossing distortion and ensures high quality audio reproduction. Therefore, the CC-DAC is eminently suitable for use in (portable) digital audio equipment.

ORDERING INFORMATION

EXTENDED TYPE NUMBER	PACKAGE			
	PINS	PIN POSITION	MATERIAL	CODE
TDA1313 ⁽¹⁾	16	DIL	plastic	SOT38GG
TDA1313T ⁽²⁾	16	SO16	plastic	SOT109AG

Notes

1. SOT38-1; 1996 August 15.
2. SOT109-1; 1996 August 15.

Stereo continuous calibration DAC (CC-DAC)

TDA1313; TDA1313T

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{DD}	supply voltage		3.0	5.0	5.5	V
I_{DD}	supply current	$V_{DD} = 5\text{ V}$; at code 0000H	–	8	9.5	mA
V_{FS}	full scale output voltage	$V_{DD} = 5\text{ V}$	3.8	4.2	4.6	V
(THD+N)/S	total harmonic distortion plus noise	at 0 dB signal level	–	–88	–81	dB
			–	0.004	0.009	%
		at 0 dB signal level; see Fig.8	–	–70	–	dB
			–	0.03	–	%
		at –60 dB signal level	–	–36	–28	dB
			–	1.6	4.0	%
		at –60 dB; A-weighted	–	–38	–	dB
			–	1.3	–	%
S/N	signal-to-noise ratio at bipolar zero	A-weighted at code 0000H	93	98	–	dB
t_{CS}	current setting time to $\pm 1\text{LSB}$		–	0.2	–	μs
BR	input bit rate at data input		–	–	18.4	Mbits/s
f_{BCK}	clock frequency at clock input		–	–	18.4	MHz
TC_{FS}	full scale temperature coefficient at analog outputs (V_{OL} ; V_{OR})		–	400	–	ppm
T_{amb}	operating ambient temperature		–40	–	+85	$^{\circ}\text{C}$
P_{tot}	total power dissipation	$V_{DD} = 5\text{ V}$; at code 0000H	–	40	53	mW
		$V_{DD} = 3\text{ V}$; at code 0000H	–	15	–	mW

Stereo continuous calibration DAC
(CC-DAC)

TDA1313; TDA1313T




Fig.1 Block diagram.

Stereo continuous calibration DAC (CC-DAC)

TDA1313; TDA1313T

PINNING

SYMBOL	PIN	DESCRIPTION
LRSEL/RSI	1	left/right select; right serial input
SI/LSI	2	serial input; left serial input
4/8FSSEL	3	4/8 oversampling select
V _{REF}	4	reference voltage output
V _{SSO}	5	operational amplifier ground
V _{DDO}	6	operational amplifier supply voltage
RIN	7	right analog input
ROUT	8	right analog output
LOUT	9	left analog output
LIN	10	left analog input
V _{DDA}	11	analog supply voltage
V _{SSA}	12	analog ground
V _{SSD}	13	digital ground
V _{DDD}	14	digital supply voltage
WS	15	word select
BCK	16	bit clock input




Fig.2 Pin configuration.

FUNCTIONAL DESCRIPTION

The basic operation of the continuous calibration DAC is illustrated in Fig.3. The figure shows the calibration and operation cycle. During calibration of the MOS current source (Fig.3a) transistor M1 is connected as a diode by applying a reference current. The voltage V_{gs} on the intrinsic gate-source capacitance C_{gs} of M1 is then determined by the transistor characteristics. After calibration of the drain current to the reference value I_{REF} , the switch S1 is opened and S2 is switched to the other position (Fig.3b). The gate-to-source voltage V_{gs} of M1 is not changed because the charge on C_{gs} is preserved. Therefore, the drain current of M1 will still be equal to I_{REF} and this exact duplicate of I_{REF} is now available at the I_O terminal.

In the TDA1313; 1313T, 32 current sources and one spare current source are continuously calibrated (see Fig.1). The spare current source is included to allow continuous

converter operation. The output of one calibrated source is connected to an 11-bit binary current divider which consists of 2048 transistors. A symmetrical offset decoding principle is incorporated and arranges the bit switching in such a way that the zero-crossing is performed by switching only the LSB currents.

The TDA1313; T (CC-DAC) accepts serial input data format of 16 bit word length. The most significant bit (bit 1) must always be first. The timing is illustrated in Fig.4 and the input data formats are illustrated in Figs 5 and 6.

Data is placed in the right and left input registers (Fig.1). The data in the input registers is simultaneously latched to the output registers which control the bit switches.

V_{REF} and V_{FS} are proportional to V_{DD} .

Where: $V_{DD1}/V_{DD2} = V_{FS1}/V = V_{REF1}/V_{REF2}$

Stereo continuous calibration DAC
(CC-DAC)

TDA1313; TDA1313T




Table 1 Mode application

4/8FSSEL	LRSEL/RSI	MODE	FIGURE
0	1	4FS/left = HIGH	6
0	0	4FS/left = LOW	6
1	data right	8FS	5

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DD}	supply voltage		–	6.0	V
T _{XTAL}	maximum crystal temperature		–	+150	°C
T _{stg}	storage temperature		–55	+150	°C
T _{amb}	operating ambient temperature		–40	+85	°C
V _{ES}	electrostatic handling	note 1	–2000	+2000	V
		note 2	–200	+200	V

Notes

- Human body model: C = 100 pF; R = 1500 Ω; 3 zaps positive and negative.
- Machine model: C = 200 pF; L = 0.5 μH; R = 10 Ω; 3 zaps positive and negative.

THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R _{th j-a}	from junction to ambient in free air	
	DIL16	75 K/W
	SO16	120 K/W

Stereo continuous calibration DAC (CC-DAC)

TDA1313; TDA1313T

CHARACTERISTICS

$V_{DD} = V_{DDA} = V_{DDO} = 5\text{ V}$; $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$; measured in Fig.7; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply						
V_{DD}	supply voltage		3.0	5.0	5.5	V
I_{DD}	total supply current	at code 0000H	–	8.0	9.5	mA
I_{DDD}	digital supply current	at code 0000H; no clock running	–	0.2	–	mA
I_{DDA}	analog supply current		–	4.6	5.5	mA
I_{DDO}	operational amplifier supply current		–	3.4	4	mA
PSRR	power supply ripple rejection	at code 0000H; note 1	–	30	–	dB
Digital inputs; pins WS, BCK, 4/8FSSEL, LRSEL/RSI and SI/LSI						
$ I_{IL} $	input leakage current LOW	$V_I = 0\text{ V}$	–	–	10	μA
$ I_{IH} $	input leakage current HIGH	$V_I = 5.5\text{ V}$	–	–	10	μA
f_{BCK}	clock frequency		–	–	18.4	MHz
BR	bit rate data input		–	–	18.4	Mbits/s
f_{WS}	word select input frequency		–	–	384	kHz
Timing (see Fig.4)						
t_r	rise time		–	–	12	ns
t_f	fall time		–	–	12	ns
t_{CY}	bit clock cycle time		54	–	–	ns
t_{BCKH}	bit clock pulse width HIGH		15	–	–	ns
t_{BCKL}	bit clock pulse width LOW		15	–	–	ns
$t_{SU;DAT}$	data set-up time		12	–	–	ns
$t_{HD;DAT}$	data hold time to bit clock		10	–	–	ns
$t_{HD;WS}$	word select hold time		10	–	–	ns
$t_{SU;WS}$	word select set-up time		12	–	–	ns

Stereo continuous calibration DAC (CC-DAC)

TDA1313; TDA1313T

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Analog outputs; pins V_{OL} and V_{OR}						
V _{FS}	full-scale voltage		3.8	4.2	4.6	V
TC _{FS}	full-scale temperature coefficient		–	±400	–	ppm
R _L	load resistance		3	–	–	kΩ
C _L	load capacitance		–	–	200	pF
V _{REF}	reference output voltage		3.16	3.33	3.5	V
V _{DC}	output DC voltage		2.25	2.5	2.75	V
(THD+N)/S	total harmonic distortion plus noise	at 0 dB signal level; note 2	–	–88	–81	dB
			–	0.004	0.009	%
		at 0 dB signal level; see Fig.8	–	–70	–	dB
			–	0.03	–	%
		at –60 dB signal level; note 2	–	–36	–28	dB
			–	1.6	4.0	%
		at –60 dB signal level; A-weighted; note 2	–	–38	–	dB
			–	1.3	–	%
		at 0 dB signal level; f = 20 Hz to 20 kHz	–	–84	–70	dB
			–	0.006	0.03	%
t _{cs}	current settling time to ±1 LSB		–	0.2	–	μs
α	channel separation		86	95	–	dB
		see Fig.8	–	70	–	dB
δI _O	unbalance between outputs	note 2	–	0.2	0.3	dB
t _d	time delay between outputs		–	±0.2	–	μs
S/N	signal-to-noise ratio at bipolar zero	A-weighted; at code 0000H	93	98	–	dB

Notes

1. V_{ripple} = 1% of the supply voltage; f_{ripple} = 100 Hz.
2. Measured with 1 kHz sinewave generated at a sampling rate of 384 kHz.

QUALITY SPECIFICATION

In accordance with UZW-BO/FQ-0601.

Stereo continuous calibration DAC (CC-DAC)

TDA1313; TDA1313T

TEST AND APPLICATION INFORMATION




Fig.4 Timing of input signals.

Stereo continuous calibration DAC
(CC-DAC)

TDA1313; TDA1313T




Fig.5 Format of input signals at 8FS.




Fig.6 Format of input signals at 4FS.

Stereo continuous calibration DAC
(CC-DAC)

TDA1313; TDA1313T

APPLICATION INFORMATION




Fig.7 TDA1313T as line driver with 3 k Ω /200 pF load.




Fig.8 TDA1313T as headphone driver with 32 Ω load.


Stereo continuous calibration DAC
(CC-DAC)

TDA1313; TDA1313T

PACKAGE OUTLINES

DIP16: plastic dual in-line package; 16 leads (300 mil); long body

SOT38-1




Stereo continuous calibration DAC
(CC-DAC)

TDA1313; TDA1313T

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



Stereo continuous calibration DAC (CC-DAC)

TDA1313; TDA1313T

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

DIP

SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg\ max}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

SO

REFLOW SOLDERING

Reflow soldering techniques are suitable for all SO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

WAVE SOLDERING

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

**Stereo continuous calibration DAC
(CC-DAC)**

TDA1313; TDA1313T

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.