
DATA SHEET



TDA1549T

Stereo 4f_s data input up-sampling filter with bitstream continuous calibration DAC (BCC-DAC1)

Objective specification
File under Integrated Circuits, IC01

August 1994

Philips Semiconductors



PHILIPS

TDA1549T

FEATURES

- · Easy application
- Finite-duration impulse-response (FIR) filtering and noise shaping incorporated
- 2nd-order noise shaper
- Wide dynamic range (true 18-bit resolution)
- · Low total harmonic distortion
- · No zero-crossing distortion
- Superior signal-to-noise ratio
- Bitstream continuous calibration conversion concept
- · Inherently monotonic
- Voltage output (1.5 V RMS) at line drive level
- Single supply rail (3.8 to 5.5 V)
- Optimum output voltage level over the entire supply range
- Small outline packaging (SO16)
- Wide operating temperature range (-30 to +85 °C)
- Standard Japanese input format
- No analog post-filtering required
- Low power consumption
- Integrated operational amplifiers.

GENERAL DESCRIPTION

The TDA1549T (BCC-DAC1) is the first of a new generation of digital-to-analog converters featuring a unique combination of bitstream and continuous calibration concepts.

A system of digital filtering, high oversampling, 2nd order noise shaping and continuous calibration digital-to-analog conversion ensures that only simple 1st order analog



BITSTREAM CONVERSION

filtering is required. The circuit accepts 18-bit four times oversampled input data $(4f_s)$ in standard Japanese format. Internal FIR filters remove the main spectral components and increase the sampling rate to 96 times $(96f_s)$. A 2nd order noise shaper converts this oversampled data to a 5-bit data stream. For low signal levels the converter operates in the 1-bit bitstream mode with attendant high differential linearity. Higher level signals are reproduced using the dynamic continuous calibration technique, thereby guaranteeing high linearity independent of process variations, temperature effects and product ageing.

High-precision, low-noise amplifiers convert the digital-to-analog current to an output voltage capable of driving a line output. Externally connected capacitors perform the required 1st order filtering so that no further post-filtering is required.

Internal reference circuitry ensures that the output voltage is proportional to the supply voltage, thereby making optimum use of the supply voltage over a wide range (3.8 to 5.5 V). This unique configuration of bitstream and continuous calibration techniques, together with a high degree of analog and digital integration, results in a digital-to-analog conversion system with true 18-bit dynamic range, high linearity and simple low-cost application.

ORDERING INFORMATION

TYPE NUMBER		PACKAGE			
I THE NUMBER	NAME	DESCRIPTION	VERSION		
TDA1549T	SO16	plastic small outline package; 16 leads; body width 7.5 mm SOT			

Stereo 4f_s data input up-sampling filter with bitstream continuous calibration DAC (BCC-DAC1)

TDA1549T

QUICK REFERENCE DATA


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{DDD}	digital supply voltage	note 1	3.8	5.0	5.5	V
V_{DDA}	analog supply voltage	note 1	3.8	5.0	5.5	V
V _{DDO}	operational amplifier supply voltage	note 1	3.8	5.0	5.5	V
I _{DDD}	digital supply current	note 2	_	12	18	mA
I _{DDA}	analog supply current	note 2	_	5.5	8	mA
I _{DDO}	operational amplifier supply current	note 2	_	6.5	9	mA
P _{tot}	total power dissipation	note 2	_	120	185	mW
		note 3	_	50	_	mW
V _{FS(rms)}	full-scale output voltage (RMS value)	$V_{DDD} = V_{DDA} = V_{DDO} = 5 \text{ V}$	1.425	1.500	1.575	V
(THD + N)/S	total harmonic distortion plus	at 0 dB signal level	_	-90	-83	dB
	noise-to-signal ratio		_	0.003	0.007	%
		at -60 dB signal level	_	-48	-40	dB
			_	0.40	1.0	%
		at -60 dB signal level;	_	-50	_	dB
		A-weighted	_	0.38	_	%
S/N	signal-to-noise ratio at bipolar zero	A-weighted; at code 00000H	100	110	_	dB
t _{cs}	current setting time to ±1 LSB		_	0.1	_	μs
BR	input bit rate at data input		_	_	9.216	Mbits
f _{BCK}	input clock frequency		_	_	9.216	MHz
TC _{FS}	full-scale temperature coefficient at analog outputs (VOL and VOR)		-	±100 x 10 ⁻⁶	_	
T _{amb}	operating ambient temperature		-30	_	+85	°C

Notes

- 1. All V_{DD} and ground pins must be connected externally to the same supply.
- 2. Measured with V_{DDD} , V_{DDA} and V_{DDO} = 5 V at input data code 00000H.
- 3. Measured with V_{DDD} , V_{DDA} and V_{DDO} = 3.8 V at input data code 00000H.

TDA1549T

BLOCK DIAGRAM




Stereo 4f_s data input up-sampling filter with bitstream continuous calibration DAC (BCC-DAC1)

TDA1549T

PINNING

SYMBOL	PIN	DESCRIPTION
WS	1	word select input
BCK	2	bit clock input
TEST	3	test input; pin should be connected to ground
VOL	4	left channel output
FILTCL	5	capacitor for left channel 1st order filter function; should be connected between pins 4 and 5
FILTCR	6	capacitor for right channel 1st order filter function; should be connected between pins 6 and 7
VOR	7	right channel output
V _{ref}	8	internal reference voltage for output channels ($^{1}\!\!/_{2}V_{DD}$)
V _{SSO}	9	operational amplifier ground
V_{DDO}	10	operational amplifier supply voltage
V_{DDA}	11	analog supply voltage
V_{SSA}	12	analog ground
n.c.	13	not connected (this pin should be left open-circuit)
V _{SSD}	14	digital ground
V_{DDD}	15	digital supply voltage
DATA	16	data input



Stereo 4f_s data input up-sampling filter with bitstream continuous calibration DAC (BCC-DAC1)

TDA1549T

FUNCTIONAL DESCRIPTION

General

The TDA1549T CMOS digital-to-analog bitstream continuous calibration converter incorporates internal digital filtering which increases the oversampling rate of $4f_s$ input data to $96f_s$, and removes the spectral data components around $4f_s$, $8f_s$, and $12f_s$. A 2nd order noise shaper operating at $96f_s$ outputs a 5-bit data bitstream to the DACs. The filtering required for waveform smoothing and out-of-band noise reduction is achieved by simple 1st order analog post-filtering (see Fig.3).

The combination of noise shaping and bitstream continuous calibration digital-to-analog conversion enables high performance and extremely low noise to be achieved.

Input

The circuit accepts four times oversampled data in 18-bit two's complement standard Japanese format with MSB first. Left and right data channel words are time multiplexed. The input format is illustrated in Fig.5. The bit clock (BCK) operates at $192f_s$, i.e. 48 times the word select (WS) frequency of $4f_s$.

Oversampling filter

The oversampling filter consists of:

- A 7th order half-band low-pass FIR filter which increases the oversampling rate from 4 times to 8 times. This removes the spectral components around 4f_s and 12f_s (see Fig.3).
- A linear interpolation section which increases the oversampling rate to 16 times. This removes the spectral components around 8f_s.
- A sample-and-hold section which provides another 6 times oversampling to 96 times.

The zero-order hold characteristic of this sample-and-hold section plus the 1st order analog filtering removes the spectral components around 16f_s.

Passband ripple is within 0.1 dB. Stopband attenuation is >50 dB around multiples of the sampling frequency.

Noise Shaper

The 2nd-order digital noise shaper converts the 18-bit data at $96f_s$ into a 5-bit bitstream, while shifting in-band quantization noise to frequencies well above the audio band. For low signal levels the noise shaper output is a 1-bit bitstream. This noise shaping technique used in combination with a special data code and bitstream DAC enables extremely high signal-to-noise ratios to be achieved.

Data encoder

The data encoder converts the 5-bit two's complement output data from the noise shaper to a 32-bit thermometer code.

In traditional unidirectional current converters, half of the full-scale current flows to the output during small signal reproduction. The thermal noise and substrate crosstalk components present in this current severely restrict the dynamic range which can be attained. In this BCC-DAC1 true low-noise performance is achieved using a special data code and bidirectional current sources. The special data code guarantees that only small values of current flow to the output during small-signal passages while larger positive or negative signals are generated using the bidirectional current sources. For every change in the 18-bit input sample only one current source or current sink is switched on. This intrinsically monotonic thermometer code ensures the high differential linearity, zero crossover distortion and superior signal-to-noise ratio associated with bitstream conversion.

Stereo 4f_s data input up-sampling filter with bitstream continuous calibration DAC (BCC-DAC1)

TDA1549T

Continuous calibration DAC

The stereo 5-bit DAC uses the dynamic continuous calibration technique. The DAC currents (16 sources and 16 sinks) of each channel are repeatedly generated from one single reference current. This duplication is based on an internal charge storage principle and has an inherently high accuracy which is insensitive to ageing, temperature and process variations.

Figure 4 shows one such current calibration source. During calibration the cell is connected to the reference current sink $I_{\rm ref}$ via switch S2. The calibration transistor M1 is connected as an MOS diode via the switch S1 forcing its gate potential to assume a value so that the total current of the calibration cell is equal to the reference current. After calibration the gate of M1 is allowed to float. The gate capacitance $C_{\rm gs}$ retains its potential and the current through the cell remains exactly equal to the reference current. This current is now connected to the output. Each digital-to-analog current source and each current sink is calibrated precisely in this way.


Operational amplifiers

High precision, low-noise amplifiers together with the internal conversion resistors R_{CONV1} and R_{CONV2} convert the DAC output current to a voltage capable of driving a line output. This voltage is available at VOL and VOR (1.5 V RMS typical).


Connecting external capacitors C_{EXT1} and C_{EXT2} between FILTCL and VOL and FILTCR and VOR respectively, provides the required 1st-order post-filtering for the left and right channels (see Fig.1). The combinations of R_{CONV1} with C_{EXT1} and R_{CONV2} with C_{EXT2} determine the 1st order fall-off frequencies.

Internal reference circuitry

Internal reference circuitry ensures that the output voltage signal is proportional to the supply voltage, thereby maintaining maximum dynamic range for supply voltages from 3.8 to 5.5 V and making the circuit also suitable for battery-powered applications.



TDA1549T



Stereo 4f_s data input up-sampling filter with bitstream continuous calibration DAC (BCC-DAC1)

TDA1549T

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DDD}	digital supply voltage		_	7.0	V
V_{DDA}	analog supply voltage		_	7.0	V
V_{DDO}	operational amplifier supply voltage		_	7.0	V
T _{xtal}	maximum crystal temperature		_	+150	°C
T _{stg}	storage temperature		-65	+150	°C
T _{amb}	operating ambient temperature		-30	+85	°C
V _{es}	electrostatic handling	note 1	-2000	+2000	V
		note 2	-200	+200	V

Notes

- 1. Human body model: C = 100 pF; $R = 1500 \Omega$.
- 2. Machine model: C = 200 pF; L = 0.5 μ H; R = 10 Ω .

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R _{th j-a}	thermal resistance from junction to ambient in free air	110	K/W

HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices.

QUALITY SPECIFICATION

Quality specification in accordance with "SNW-FQ-611" is applicable.

Stereo 4f_s data input up-sampling filter with bitstream continuous calibration DAC (BCC-DAC1)

TDA1549T

CHARACTERISTICS

 V_{DDD} = V_{DDA} = V_{DDO} = 5 V; T_{amb} = 25 $^{\circ}C$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply			<u>'</u>			•
V_{DDD}	digital supply voltage	note 1	3.8	5.0	5.5	V
V_{DDA}	analog supply voltage	note 1	3.8	5.0	5.5	V
V_{DDO}	operational amplifier supply voltage	note 1	3.8	5.0	5.5	V
I _{DDD}	digital supply current	note 2	_	12	18	mA
I _{DDA}	analog supply current	note 2	_	5.5	8	mA
I _{DDO}	operational amplifier supply current	note 2	_	6.5	9	mA
P _{tot}	total power dissipation	note 2	_	120	185	mW
		note 3	_	50	_	mW
RR	ripple rejection	note 4	_	25	_	dB
Digital inpu	ts; pins WS, BCK and DATA					
V _{IH}	HIGH level input voltage		0.7V _{DD}	_	V _{DD} + 0.5	V
V _{IL}	LOW level input voltage		-0.5	_	0.3V _{DD}	V
I _{LIH}	HIGH level input leakage current	$V_{IH} = V_{DDD} = 5 V$	_	_	10	μΑ
I _{LIL}	LOW level input leakage current	$V_{IH} = V_{SSD} = 0 V$	_	_	10	μΑ
Cı	input capacitance		_	_	10	pF
Timing (see	Fig.6)					
OPERATING F	REQUENCY					
f _{BCK}	bit clock frequency		_	192f _s	_	Hz
f _{WS}	word select frequency		_	f _{BCK} /48	_	Hz
INPUT FREQU	ENCY					•
f _{BCK}	clock frequency		_	_	9.216	MHz
BR	bit rate data input		_	_	9.216	MHz
f _{WS}	word select input frequency			_	192	kHz
t _r	rise time		_	_	32	ns
t _f	fall time		_	_	32	ns
T _{cy}	bit clock cycle time		108	_	_	ns
t _H	bit clock HIGH time		22	_	_	ns
tL	bit clock LOW time		22	_	_	ns
t _{su}	data set-up time		32	_	_	ns
t _h	data hold time		2	_	_	ns
t _{hWS}	word select hold time		2	_	_	ns
t _{suWS}	word select set-up time		32	_	_	ns
	cteristics (see Fig.3)		<u> </u>			
PBR	pass-band ripple	< 20 kHz	_	0.1	_	dB
SBA	stop-band attenuation	note 5	50	_	_	dB

Stereo 4f_s data input up-sampling filter with bitstream continuous calibration DAC (BCC-DAC1)


TDA1549T

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Reference va	alues	1	!	1		!
V _{ref}	reference voltage level		2.45	2.5	2.55	V
R _{CONV}	current-to-voltage conversion resistance		1.6	2.2	2.8	kΩ
Analog outp	uts; pins VOL and VOR					
RES	resolution		_	_	18	bit
V _{FS(rms)}	full-scale output voltage (RMS value)		1.425	1.5	1.575	V
V _{OFF}	output voltage DC offset with respect to reference voltage level V _{ref}		-80	-65	-50	mV
TC _{FS}	full-scale temperature coefficient		_	±100 x 10 ⁻⁶	_	
(THD + N)/S	total harmonic distortion plus	at 0 dB input level;	_	-90	-83	dB
	noise-to-signal ratio	note 6	_	0.003	0.007	%
		at –60 dB input level; note 7	_	-48	-40	dB
			_	0.40	1.0	%
		at –60 dB input level; A-weighted; note 8	_	-50	_	dB
			_	0.32	_	%
		at 0 dB input level;	_	-90	-83	dB
		20 Hz to 20 kHz; note 9	_	0.003	0.007	%
S/N	signal-to-noise ratio at bipolar zero	A-weighted; at code 00000H	100	110	_	dB
t _{cs}	current setting time to ±1 LSB		_	0.1	_	ms
$\alpha_{ t CS}$	channel separation		85	100	_	dB
$ \Delta V_O $	unbalance between outputs		_	0.2	0.3	dB
Z _O	dynamic output impedance		_	10	_	W
R _L	output load resistance		3	_	_	kΩ
C _L	output load capacitance		_	_	200	pF

Notes

- 1. All V_{DD} and V_{SS} pins must be connected externally to the same supply.
- 2. Measured with $V_{DDD} = V_{DDA} = V_{DDO} = 5 \text{ V}$ at input data code 00000H.
- 3. Measured with $V_{DDD} = V_{DDA} = V_{DDO} = 3.8 \text{ V}$ at input data code 00000H.
- 4. $V_{ripple} = 1\%$ of the supply voltage and $f_{ripple} = 100$ Hz. Ripple rejection RR to V_{DDA} is dependent on the value of the external capacitor (C_{EXT3} in Fig.1) connected to V_{ref} . The value quoted here assumes $C_{EXT3} = 1 \, \mu F$.
- 5. Around multiples of 4f_s.
- 6. Measured with a 1 kHz, 0 dB, 18-bit sine wave generated at a sampling rate of 192 kHz. (THD + N)/S measured over a bandwidth from 20 Hz to 20 kHz.
- 7. Measured with a 1 kHz, -60 dB, 18-bit sine wave generated at a sampling rate of 192 kHz. (THD + N)/S measured over a bandwidth from 20 Hz to 20 kHz.
- Measured with a 1 kHz, -60 dB, 18-bit sine wave generated at a sampling rate of 192 kHz.
 (THD + N)/S measured over a bandwidth from 20 Hz to 20 kHz and filtered with A-weighted characteristic.
- Measured with a 0 dB, 18-bit sine wave from 20 Hz to 20 kHz generated at a sampling rate of 192 kHz. (THD + N)/S
 measured over a bandwidth from 20 Hz to 20 kHz.

TDA1549T




August 1994

Stereo 4f_s data input up-sampling filter with bitstream continuous calibration DAC (BCC-DAC1)

TDA1549T


APPLICATION INFORMATION

A typical application diagram is illustrated in Fig.7. The left and right channel outputs can drive a line output directly.



Stereo 4f_s data input up-sampling filter with bitstream continuous calibration DAC (BCC-DAC1)

TDA1549T




In Fig.8 measurements were taken with an 18-bit sine wave generated at a sample rate of 192 kHz. The (THD + N)/S was measured over a bandwidth of 20 Hz to 20 kHz.

The graph was constructed from average measurement values of a small amount of engineering samples. No guarantee for typical values is implied.

Stereo 4f_s data input up-sampling filter with bitstream continuous calibration DAC (BCC-DAC1)

TDA1549T




In Fig.9 measurements were taken with an 18-bit sine wave generated at a sample rate of 192 kHz. The (THD + N)/S was measured over a bandwidth of 20 Hz to 20 kHz and filtered with A-weighted characteristic.

The graph was constructed from average measurement values of a small amount of engineering samples. No guarantee for typical values is implied.

TDA1549T

PACKAGE OUTLINE



16

Stereo 4f_s data input up-sampling filter with bitstream continuous calibration DAC (BCC-DAC1)

TDA1549T

SOLDERING

Plastic small-outline packages

BY WAVE

During placement and before soldering, the component must be fixed with a droplet of adhesive. After curing the adhesive, the component can be soldered. The adhesive can be applied by screen printing, pin transfer or syringe dispensing.

Maximum permissible solder temperature is 260 $^{\circ}$ C, and maximum duration of package immersion in solder bath is 10 s, if allowed to cool to less than 150 $^{\circ}$ C within 6 s. Typical dwell time is 4 s at 250 $^{\circ}$ C.

A modified wave soldering technique is recommended using two solder waves (dual-wave), in which a turbulent wave with high upward pressure is followed by a smooth laminar wave. Using a mildly-activated flux eliminates the need for removal of corrosive residues in most applications.

BY SOLDER PASTE REFLOW

Reflow soldering requires the solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the substrate by screen printing, stencilling or pressure-syringe dispensing before device placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt, infrared, and vapour-phase reflow. Dwell times vary between 50 and 300 s according to method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 min at 45 °C.

REPAIRING SOLDERED JOINTS (BY HAND-HELD SOLDERING IRON OR PULSE-HEATED SOLDER TOOL)

Fix the component by first soldering two, diagonally opposite, end pins. Apply the heating tool to the flat part of the pin only. Contact time must be limited to 10 s at up to 300 °C. When using proper tools, all other pins can be soldered in one operation within 2 to 5 s at between 270 and 320 °C. (Pulse-heated soldering is not recommended for SO packages.)

For pulse-heated solder tool (resistance) soldering of VSO packages, solder is applied to the substrate by dipping or by an extra thick tin/lead plating before package placement.

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

August 1994

17

TDA1549T

NOTES

TDA1549T

NOTES

Philips Semiconductors – a worldwide company

Argentina: IEROD, Av. Juramento 1992 - 14.b, (1428) BUENOS AIRES, Tel. (541)786 7633, Fax. (541)786 9367

Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113,

Tel. (02)805 4455, Fax. (02)805 4466

Austria: Triester Str. 64. A-1101 WIEN, P.O. Box 213.

Tel. (01)60 101-1236, Fax. (01)60 101-1211

Belgium: Postbus 90050, 5600 PB EINDHOVEN, The Netherlands,

Tel. (31)40 783 749, Fax. (31)40 788 399

Brazil: Rua do Rocio 220 - 5th floor, Suite 51, CEP: 04552-903-SÃO PAULO-SP, Brazil.

P.O. Box 7383 (01064-970).

Tel. (011)821-2333, Fax. (011)829-1849

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS:

Tel. (800) 234-7381, Fax. (708) 296-8556 Chile: Av. Santa Maria 0760, SANTIAGO,

Tel. (02)773 816, Fax. (02)777 6730

Colombia: IPRELENSO LTDA, Carrera 21 No. 56-17, 77621 BOGOTA, Tel. (571)249 7624/(571)217 4609,

Fax. (571)217 4549

Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S,

Tel. (032)88 2636, Fax. (031)57 1949

Finland: Sinikalliontie 3, FIN-02630 ESPOO,

Tel. (9)0-50261, Fax. (9)0-520971

France: 4 Rue du Port-aux-Vins, BP317,

92156 SURESNES Cedex, Tel. (01)4099 6161, Fax. (01)4099 6427

Germany: P.O. Box 10 63 23, 20043 HAMBURG,

Tel. (040)3296-0, Fax. (040)3296 213.

Greece: No. 15, 25th March Street, GR 17778 TAVROS, Tel. (01)4894 339/4894 911, Fax. (01)4814 240

Hong Kong: PHILIPS HONG KONG Ltd., 6/F Philips Ind. Bldg.,

24-28 Kung Yip St., KWAI CHUNG, N.T., Tel. (852)424 5121, Fax. (852)428 6729

India: Philips INDIA Ltd, Shivsagar Estate, A Block ,

Dr. Annie Besant Rd. Worli, Bombay 400 018

Tel. (022)4938 541, Fax. (022)4938 722

Indonesia: Philips House, Jalan H.R. Rasuna Said Kav. 3-4, P.O. Box 4252, JAKARTA 12950,

Tel. (021)5201 122, Fax. (021)5205 189

Ireland: Newstead, Clonskeagh, DUBLIN 14,

Tel. (01)640 000, Fax. (01)640 200

Italy: PHILIPS SEMICONDUCTORS S.r.I

Piazza IV Novembre 3, 20124 MILANO Tel. (0039)2 6752 2531, Fax. (0039)2 6752 2557

Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108,

Tel. (03)3740 5028, Fax. (03)3740 0580

Korea: (Republic of) Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02)794-5011, Fax. (02)798-8022

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA,

ŚELANGOR, Tel. (03)750 5214, Fax. (03)757 4880

Mexico: 5900 Gateway East, Suite 200, EL PASO, TX 79905,

Tel. 9-5(800)234-7381, Fax. (708)296-8556 Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB

Tel. (040)783749, Fax. (040)788399

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,

Tel. (09)849-4160, Fax. (09)849-7811

Norway: Box 1, Manglerud 0612, OSLO,

Tel. (022)74 8000, Fax. (022)74 8341

Pakistan: Philips Electrical Industries of Pakistan Ltd., Exchange Bldg. ST-2/A, Block 9, KDA Scheme 5, Clifton, KARACHI 75600, Tel. (021)587 4641-49, Fax. (021)577035/5874546

Philippines: PHILIPS SEMICONDUCTORS PHILIPPINES Inc, . 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. (02)810 0161, Fax. (02)817 3474

Portugal: PHILIPS PORTUGUESA, S.A.

Rua dr. António Loureiro Borges 5, Arquiparque - Miraflores, Apartado 300, 2795 LINDA-A-VELHA,

Tel. (01)14163160/4163333, Fax. (01)14163174/4163366.

Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. (65)350 2000, Fax. (65)251 6500

South Africa: S.A. PHILIPS Pty Ltd.

195-215 Main Road Martindale, 2092 JOHANNESBURG,

P.O. Box 7430 Johannesburg 2000, Tel. (011)470-5911, Fax. (011)470-5494.

Spain: Balmes 22, 08007 BARCELONA Tel. (03)301 6312, Fax. (03)301 42 43

Sweden: Kottbygatan 7, Akalla. S-164 85 STOCKHOLM,

Tel. (0)8-632 2000, Fax. (0)8-632 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,

Tel. (01)488 2211, Fax. (01)481 77 30

Taiwan: PHILIPS TAIWAN Ltd., 23-30F, 66, Chung Hsiao West Road, Sec. 1. Taipeh, Taiwan ROC, P.O. Box 22978,

TAIPEI 100, Tel. (02)388 7666, Fax. (02)382 4382.

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.,

209/2 Sanpavuth-Bangna Road Prakanong, Bangkok 10260, THAILAND,

Tel. (662)398-0141, Fax. (662)398-3319.

Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL,

Tel. (0212)279 2770, Fax. (0212)269 3094

United Kingdom: Philips Semiconductors LTD

276 Bath road, Hayes, MIDDLESEX UB3 5BX, Tel. (081)73050000, Fax. (081)7548421

United States: 811 East Arques Avenue, SUNNYVALE,

CA 94088-3409, Tel. (800)234-7381, Fax. (708)296-8556

Uruguay: Coronel Mora 433, MONTEVIDEO, Tel. (02)70-4044, Fax. (02)92 0601

For all other countries apply to: Philips Semiconductors, International Marketing and Sales, Building BE-p P.O. Box 218, 5600 MD, EINDHOVEN, The Netherlands,

Telex 35000 phtcnl, Fax. +31-40-724825

© Philips Electronics N.V. 1994

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

Philips Semiconductors



DHILIDS

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from:

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com