
74ALVC16373

## Connection Diagrams



Pin Assignment for FBGA

(Top Thru View)

## Pin Descriptions

| Pin Names | Description |
| :---: | :---: |
| $\overline{\mathrm{OE}}_{\mathrm{n}}$ | Output Enable Input (Active LOW) |
| $\mathrm{LE}_{\mathrm{n}}$ | Latch Enable Input |
| $\mathrm{I}_{0}-\mathrm{I}_{15}$ | Inputs |
| $\mathrm{O}_{0}-\mathrm{O}_{15}$ | Outputs |
| NC | No Connect |

FBGA Pin Assignments

|  | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{5}$ | $\mathbf{6}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A}$ | $\mathrm{O}_{0}$ | NC | $\overline{\mathrm{OE}}_{1}$ | $\mathrm{LE}_{1}$ | NC | $\mathrm{I}_{0}$ |
| $\mathbf{B}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{1}$ | NC | NC | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ |
| $\mathbf{C}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{3}$ | $\mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{I}_{3}$ | $\mathrm{I}_{4}$ |
| $\mathbf{D}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{5}$ | GND | GND | $\mathrm{I}_{5}$ | $\mathrm{I}_{6}$ |
| $\mathbf{E}$ | $\mathrm{O}_{8}$ | $\mathrm{O}_{7}$ | GND | GND | $\mathrm{I}_{7}$ | $\mathrm{I}_{8}$ |
| $\mathbf{F}$ | $\mathrm{O}_{10}$ | $\mathrm{O}_{9}$ | GND | GND | $\mathrm{I}_{9}$ | $\mathrm{I}_{10}$ |
| $\mathbf{G}$ | $\mathrm{O}_{12}$ | $\mathrm{O}_{11}$ | $\mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{I}_{11}$ | $\mathrm{I}_{12}$ |
| $\mathbf{H}$ | $\mathrm{O}_{14}$ | $\mathrm{O}_{13}$ | NC | NC | $\mathrm{I}_{13}$ | $\mathrm{I}_{14}$ |
| $\mathbf{J}$ | $\mathrm{O}_{15}$ | NC | $\overline{\mathrm{OE}}_{2}$ | $\mathrm{LE}_{2}$ | NC | $\mathrm{I}_{15}$ |

Truth Tables

| Inputs |  |  | Outputs |
| :---: | :---: | :---: | :---: |
| $\mathrm{LE}_{1}$ | $\overline{\mathrm{OE}}_{1}$ | $\mathrm{I}_{0}-\mathrm{I}_{7}$ | $\mathrm{O}_{0}-\mathrm{O}_{7}$ |
| X | H | X | Z |
| H | L | L | L |
| H | L | H | H |
| L | L | X | $\mathrm{O}_{0}$ |
|  | Inputs |  | Outputs |
| $L E E^{2}$ | $\overline{\mathrm{OE}}_{2}$ | $\mathrm{I}_{8}-\mathrm{l}_{15}$ | $\mathrm{O}_{8}-\mathrm{O}_{15}$ |
| X | H | X | Z |
| H | L | L | L |
| H | L | H | H |
| L | L | X | $\mathrm{O}_{0}$ |
| H $=$ HIGH Voltage LevelL |  |  |  |
| X = Immaterial (HIGH or LOW, inputs may not float) |  |  |  |
| $\mathrm{O}_{0}=$ Previous $\mathrm{O}_{0}$ before HIGH-to-LOW of Latch Enable |  |  |  |

## Functional Description

The 74ALVC16373 contains sixteen edge D－type latches with 3－STATE outputs．The device is byte controlled with each byte functioning identically，but independent of the other．Control pins can be shorted together to obtain full 16 －bit operation．The following description applies to each byte．When the Latch Enable（ $\mathrm{LE}_{\mathrm{n}}$ ）input is HIGH，data on the $I_{n}$ enters the latches．In this condition the latches are transparent，i．e．，a latch output will change state each time
its I input changes．When $L E_{n}$ is LOW，the latches store information that was present on the I inputs a setup time preceding the HIGH－to－LOW transition on $\mathrm{LE}_{\mathrm{n}}$ ．The 3－STATE outputs are controlled by the Output Enable $\left(\mathrm{OE}_{n}\right)$ input．When $\overline{\mathrm{OE}}_{n}$ is LOW the standard outputs are in the 2－state mode．When $\overline{\mathrm{OE}}_{n}$ is HIGH ，the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches．

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays．


## AC Electrical Characteristics

| Symbol | Parameter | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ |  |  |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |  |  |  |  |
|  |  | $\mathrm{V}_{\text {cc }}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{cc}}=2.7 \mathrm{~V}$ |  | $\mathrm{V}_{\text {cc }}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ |  | $\mathrm{V}_{\text {cc }}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ |  |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLH }}$ | Propagation Delay Bus to Bus | 1.3 | 3.5 | 1.5 | 3.9 | 1.0 | 3.4 | 1.5 | 6.8 | ns |
| $\overline{\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLH }}}$ | Propagation Delay LE to Bus | 1.3 | 3.5 | 1.5 | 4.4 | 1.0 | 3.9 | 1.5 | 7.8 | ns |
| $\overline{t_{\text {PZL }}, t_{\text {PZH }}}$ | Output Enable Time | 1.3 | 4.0 | 1.5 | 5.1 | 1.0 | 4.6 | 1.5 | 9.2 | ns |
| $\mathrm{t}_{\text {PLZ }}, \mathrm{t}_{\text {PHZ }}$ | Output Disable Time | 1.3 | 4.0 | 1.5 | 4.3 | 1.0 | 3.8 | 1.5 | 6.8 | ns |

Capacitance

| Symbol | Parameter |  | Conditions | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{V}_{\text {cc }}$ | Typical |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | $\mathrm{V}_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 3.3 | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  | $\mathrm{V}_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 3.3 | 7 | pF |
| $\mathrm{C}_{\text {PD }}$ | Power Dissipation Capacitance | Outputs Enabled | $\mathrm{f}=10 \mathrm{MHz}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 3.3 | 20 | pF |
|  |  |  |  | 2.5 | 20 |  |

## AC Loading and Waveforms

TABLE 1. Values for Figure 1


| TEST | SWITCH |
| :---: | :---: |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Open |
| $\mathrm{t}_{\text {PZL }}, \mathrm{t}_{\text {PLZ }}$ | $\mathrm{V}_{\mathrm{L}}$ |
| $\mathrm{t}_{\mathrm{PZH}}, \mathrm{t}_{\text {PHZ }}$ | GND |

FIGURE 1. AC Test Circuit
TABLE 2. Variable Matrix
(Input Characteristics: $\mathbf{f}=\mathbf{1 M H z} ; \mathbf{t}_{\mathbf{r}}=\mathbf{t}_{\mathbf{f}}=\mathbf{2 n s} ; \mathbf{Z}_{\mathbf{0}}=\mathbf{5 0 \Omega}$ )

| Symbol | $\mathrm{V}_{\mathrm{CC}}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{3 . 3} \mathbf{V} \pm \mathbf{0 . 3 V}$ | $\mathbf{2 . 7 V}$ | $\mathbf{2 . 5 V} \pm \mathbf{0 . 2 V}$ | $\mathbf{1 . 8 V} \pm \mathbf{0 . 1 5 V}$ |
| $\mathrm{V}_{\mathrm{mi}}$ | 1.5 V | 1.5 V | $\mathrm{~V}_{\mathrm{CC}} / 2$ | $\mathrm{~V}_{\mathrm{CC}} / 2$ |
| $\mathrm{~V}_{\mathrm{mo}}$ | 1.5 V | 1.5 V | $\mathrm{~V}_{\mathrm{CC}} / 2$ | $\mathrm{~V}_{\mathrm{CC}} / 2$ |
| $\mathrm{~V}_{\mathrm{X}}$ | $\mathrm{V}_{\mathrm{OL}}+0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OL}}+0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OL}}+0.15 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OL}}+0.15 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{Y}}$ | $\mathrm{V}_{\mathrm{OH}}-0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OH}}-0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OH}}-0.15 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OH}}-0.15 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{L}}$ | 6 V | 6 V | $\mathrm{~V}_{\mathrm{CC}}{ }^{*} 2$ | $\mathrm{~V}_{\mathrm{CC}}{ }^{*} 2$ |



FIGURE 2. Waveform for Inverting and Non-Inverting Functions


FIGURE 3. 3-STATE Output HIGH Enable and Disable Times for Low Voltage Logic


FIGURE 4. 3-STATE Output LOW Enable and Disable Times for Low Voltage Logic


FIGURE 5. Propagation Delay, Pulse Width and $\mathrm{t}_{\mathrm{rec}}$ Waveforms


FIGURE 6. Setup Time, Hold Time and Recovery Time for Low Voltage Logic

Physical Dimensions inches (millimeters) unless otherwise noted


NOTES:
A. THIS PACKAGE CONFORMS TO JEDEC MO-205
B. ALL DIMENSIONS IN MILLIMETERS
C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
.35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS
D. DRAWING CONFORMS TO ASME Y14.5M-1994

BGA54ArevD
54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
Package Number BGA54A
(Preliminary)


Copyright © Each Manufacturing Company.
All Datasheets cannot be modified without permission.

This datasheet has been download from : www.AllDataSheet.com

100\% Free DataSheet Search Site.
Free Download.
No Register.
Fast Search System.
www.AllDataSheet.com

