

Vishay Semiconductors

# Integrated Low Profile Transceiver Module for Telecom Applications 9.6 kbit/s to 1.152 Mbit/s Data Transmission Rate



#### Description

The miniaturized TFDU5107 in the well-known Baby Face package is an ideal transceiver for applications in telecommunications like mobile phones, pagers, and PDAs of all kinds. The devices are designed for optimum performance and minimum package size.

The device covers the IrDA<sup>®</sup> physical layer specification with SIR specification and 1.152 Mbit/s IrDA<sup>®</sup> mode.

#### **Features**

- Package:
  - TFDU5107 Universal (Baby Face)
    - SMD Side and Top View Solderability
- Internal IRED current limition to operate without external resistor. With external resistor adaptable to power reduced operation as IrDA "Low Power" Standard
- Wide Supply Voltage Range (2.4 V to 3.6 V)
- Operational down to 2.0 V
- Logic Input and Output Voltage 1.5 V to 5.5 V set by external control pin

#### Applications

- Mobile Phones, Pagers, Hand-held Battery Operated Equipment
- Computers (WinCE, PalmPC, PDAs)

#### Package

Tri – State – Receiver Output

current limitation is integrated.

can be set externally.

The new features

 Lowest Power Consumption, typically 500 μA in Receive Mode, <1 μA Shutdown, only typical 5 mA Average Current Consumption in SIR and 1.152 Mbit/s Transmit Mode in Low Power IrDA mode

A current limiter is implemented to operate the device

whitout external resistor in an IrDA compliant mode

(> 1 m). For reduced current as for the "Low Power"

The device covers the supply voltage from 3.6 V

down to 2.4 V and with its low power consumption

it is optimum suited for battery powered applications. Double eye safety protection by pulse duration and

As additional feature the logic voltage swing Vlogic

mode a current limiting resistor might be added.

- Fewest External Components
- High EMI Immunity
- Eye Safety Protection Integrated
- Pin Assignment Backward Compatible to Legacy Baby Face Package
- Digital Still and Video Cameras
- Extended IR Adapters
- Medical and Industrial Data Collection

TFDU5107 Baby Face (Universal)





## **Vishay Semiconductors**



#### **Ordering Information**

_		
Part Number	Qty / Reel	Description
TFDU5107-TR3	1000 pcs	Oriented in carrier tape for side view surface mounting
TFDU5107-TT3	1000 pcs	Oriented in carrier tape for top view surface mounting

### **Functional Block Diagram**






Figure 1. Functional Block Diagram

### **Pin Description**

Pin Number	Function	Description	I/O	Active
1	IRED Anode	IRED Anode to be externally connected to directly to $V_{CC}$ . Alternatively the current can be decreased by an external resistor. This pin is allowed to be supplied from an uncontrolled power supply separated from the controlled $V_{CC}$ supply		
2	IRED Cathode	IRED Cathode, internally connected to driver transistor		
3	Txd	Transmit Data Input	I	HIGH
4	Rxd	Received Data Output, push–pull CMOS driver output capable of driving a standard CMOS or TTL load. No external pull–up or pull–down resistor is required. Pin is floating with a weak pull up to $V_{CC}$ , when device is in shutdown mode. Rxd output is quiet during transmission.	0	LOW
5	SD	Shutdown, will switch the device into shutdown after a delay of 1 ms	Ι	HIGH
6	V <sub>CC</sub>	Supply Voltage		
7	V <sub>logic</sub>	Defines the input and output logic swing voltage	I	
8	GND	Ground		







# **TFDU5107 Vishay Semiconductors**

## **Absolute Maximum Ratings**

Reference Point Ground, Pin 8, unless otherwise noted

Parameters	Test Conditions	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage Range	0 V < V <sub>dd2</sub> < 6 V	V <sub>dd1</sub>	-0.5		6	V
	0 V < V <sub>dd1</sub> < 6 V	V <sub>dd2</sub>	-0.5		6	V
	$0 V < V_{dd2} < 6 V$ $0 V < V_{dd1} < 6 V$	V <sub>logic</sub>	-0.5		6	V
Input Current	All Pins (Pin 1 excluded)				10	mA
Output Sink Current, Rxd	Pin 4				25	mA
Rep. Pulsed IRED Current	Pin 1, t <sub>on</sub> < 20%, < 20 μs	I <sub>IRED</sub> (RP)			500	mA
Average IRED Current		I <sub>IRED</sub> (DC)			125	mA
Power Dissipation		P <sub>tot</sub>			450	mW
Junction Temperature		TJ			125	°C
Ambient Temperature Range (Operating)		T <sub>amb</sub>	-25		85	°C
Storage Temperature Range		T <sub>stg</sub>	-25		85	°C
Soldering Temperature	t = 20 s @215°C			215	240	°C
Transmitter Data and Shutdown Input Voltage	2.4 V < V <sub>dd1</sub> < 5.5 V	$V_{Txd,}V_{SD}$	-0.5		6	V
Receiver Data Output Voltage		V <sub>Rxd</sub>	-0.5		V <sub>logic</sub> +0.5	V
Virtual Source Size	Method: (1–1/e) encircled energy	d	2.5	2.8		mm
Maximum Intensity for Class 1	Class 1 IEC60825–1 or EN60825–1, edition Jan.2001				*) (500) **)	mW/sr

\*) \*\*) Due to the internal limitation measures the device is a "class 1" device

IrDA specifies the max. intensity with 500 mW/sr

# Vishay Semiconductors



### **Optoelectronic Characteristics**

 $T_{amb} = 25^{\circ}C$ ,  $V_{dd1} = 2.4$  V to 3.6 V unless otherwise noted. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

Parameters	Test Conditions	Symbol	Min.	Тур.	Max.	Unit
Transceiver						
Supported Data Rates Rxd pulse duration 400 ns	Base band SIR mode		9.6		115.2	kbit/s
	Base band 1.152 Mbit/s		9.6		1152	kbit/s
Supply Voltage Range	specified operation	V <sub>dd1</sub>	2.4		3.6	V
Supply Voltage	$V_{dd2} = 2.4 V$ to 3.6 V	V <sub>dd2</sub>	2.4		3.6	V
Supply Current receive mode	V <sub>dd1</sub> = 2.4 V to 3.6 V	۱ <sub>S</sub>		500	900	μA
Supply Current shutdown mode	V <sub>dd1</sub> = 2.4 V to 3.6 V	I <sub>SSD</sub>		0.1	1	μA
Average Supply Current *) Standart MIR transmit mode I <sub>e</sub> > 100 mW/ sr	$V_{dd1} = 2.4 \text{ V to } 3.6 \text{ V},$ above $V_{dd1} = 3.3 \text{ V}$ a serial resistor for reducing the internal power dissipation should be implemented, e.g. $R_L = 2.7 \Omega$	I <sub>S</sub>		60	110	mA
Logic Voltage Range	$V_{dd2} = 2.4 V$ to 3.6 V	V <sub>logic</sub>	1.5		3.6	V
Shutdown / Mode clock pulse duration		t <sub>prog</sub>	0.2		20	μs
Shutdown delay "Receive off"		t <sub>prog</sub>	1		1.5	ms
Shutdown Delay "Receive on"		t <sub>prog</sub>	40		100	μs
Transceiver "Power On" Settling Time	Time from switching on V <sub>dd1</sub> to established specified operation				50	μs

\*) Maximum data is for 20% (25%) duty cycle for SIR (MIR 1.152 Mbit/s) Low power mode. The typical value is given for the case of normal operation with statistical and equal "0" and "1" – distribution.



# Vishay Semiconductors

# **Optoelectronic Characteristics**

 $T_{amb} = 25^{\circ}C$ ,  $V_{dd1} = 2.4$  V to 3.6 V unless otherwise noted. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

Parameters	Test Conditions	Symbol	Min.	Тур.	Max.	Unit
Receiver						
Minimum Detection Threshold Irradiance SIR 9.6 kbit/s to 115.2 kbit/s *)	$\begin{array}{l}  \alpha  \leq \pm 15^{\circ} \\ V_{dd1} = 2.4 \text{ V to } 3.6 \text{ V} \end{array}$	E <sub>e, min</sub>		20	35	mW/m <sup>2</sup>
Minimum Detection Threshold Irradiance 9.6 kbit/s to 1.152 Mbit/s *)	$\begin{array}{l}  \alpha  \leq \pm 15^{\circ} \\ V_{dd1} = 2.4 \text{ V to } 3.6 \text{ V} \end{array}$	E <sub>e, min</sub>		50	80	mW/m <sup>2</sup>
Maximum Detection Threshold Irradiance	$ \alpha  \le \pm 90^{\circ}$ V <sub>dd1</sub> = 5 V	E <sub>e, max</sub>	3300	5000		W/m <sup>2</sup>
	$ \alpha  \le \pm 90^{\circ}$ V <sub>dd1</sub> = 3 V	E <sub>e, max</sub>	8000	15000		W/m <sup>2</sup>
Logic Low Receiver Input Irradiance		E <sub>e,max,low</sub>	4			mW/m <sup>2</sup>
Output Voltage Rxd	Active C = 15 pF, R = 2.2 k $\Omega$	V <sub>OL</sub>		0.5	0.8	V
	Non active $C = 15 \text{ pF}, R = 2.2 \text{ k}\Omega$	V <sub>OH</sub>	V <sub>logic</sub> -0.5			V
Output Current Rxd V <sub>OL</sub> < 0.8 V					4	mA
Rise Time @Load: C = 15 pF, R = 2.2 k $\Omega$	$1.5 \text{ V} \leq \text{V}_{\text{logic}} \leq 5.5 \text{ V}$	tr	20		70	ns
Fall Time @Load: C = 15 pF, R = 2.2 k $\Omega$	$1.5 \text{ V} \leq \text{V}_{\text{logic}} \leq 5.5 \text{ V}$	t <sub>f</sub>	20		70	ns
Rxd Signal Electrical Output Pulse Width	$1.5 \text{ V} \leq \text{V}_{\text{logic}} \leq 5.5 \text{ V}$	t <sub>p</sub>	300	400	500	ns
Latency		tL		100	200	μs

\*) Rxd output pulse duration 400 ns

# Vishay Semiconductors



### **Optoelectronic Characteristics**

 $T_{amb} = 25^{\circ}C$ ,  $V_{dd1} = 2.4$  V to 3.6 V unless otherwise noted. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

Parameters	Test Conditions	Symbol	Min.	Тур.	Max.	Unit
Transmitter						
Logic CMOS High/Low Decision Threshold		V <sub>IL</sub> (Txd)		1/2xV <sub>logic</sub>		V
Logic Low Transmitter Input Voltage		V <sub>IL</sub> (Txd)	0		0.2*) V <sub>logic</sub>	V
Logic High Transmitter Input Voltage	1.5 V < V <sub>logic</sub> < 3.6 V	V <sub>IH</sub> (Txd)	0.8*) V <sub>logic</sub>		V <sub>logic</sub> +0.5	V
Current Limitation	V <sub>dd1</sub> = 3.3 V	١ <sub>F</sub>		400		mA
Output Radiant Intensity, $ \alpha  \le \pm 15^{\circ}$ Standard MIR level	I <sub>F6</sub> = 400 mA resistor limited	l <sub>e</sub>	110	250	320	mW/sr
Maximum Output Pulse width (eye safety protection)	P <sub>WI</sub> > 23 μs	P <sub>WOmin</sub>	23		80	μs
Optical Pulse width	P <sub>WI</sub> = 1.6 μs	P <sub>WO</sub>	1.45		1.75	μs
	P <sub>WI</sub> = 217 ns	P <sub>WO</sub>	210		226	ns
Optical Rise/Falltime		t <sub>r</sub> , t <sub>f</sub>			40	ns
Peak Wavelength of Emission		λρ	880		900	nm
Spectral Optical Radiation Bandwidth		$\Delta_{\lambda}$		45		nm
Output Radiant Intensity	Txd logic low level				0.04	μW/sr
Overshoot, Optical					25	%
Rising Edge Peak to Peak Jitter		tj			0.2	μs

\*) Switch, current can be defined by external resistor, internal current limitation to 500 mA peak



# TFDU5107 Vishay Semiconductors

## **Recommended SMD Pad Layout**

The leads of the device should be soldered in the center position of the pads.




Figure 3. TFDU5107 Baby Face (Universal)

#### **Recommended Solder Profile**




Figure 4. Recommended Solder Profile

### **Current Derating Diagram**





Figure 5. Current Derating Diagram

# **Vishay Semiconductors**

#### Identification

The identification of the device can be recalled by setting the SD active followed by activating Txd for a short period. With the low going edge of Txd a single pulse is generated at Rxd.

The SD is intendet to activate the shutdown function after a delay of 1 ms. Therefore the full sequence should be run with that 1 ms time limitation, see drawing.



#### **V**logic Setting

The logic voltage swing is set by applying an external voltage to the V<sub>logic</sub> pin.


Table 1. Truth table

Inputs			Outputs		
SD	Txd	Optical input Irradiance mW/ m <sup>2</sup>	Rxd	LED drive current resulting intensity I <sub>e</sub> in mW/ sr	
high < 1 ms	pulse	x	low going Txd triggers monostable to edit a 400 ns low pulse	0	
high > 1 ms	x	х	floating (500 k $\Omega$ to V <sub>dd</sub> )	0	
low	high	x	high	10 < I <sub>e</sub> < 300 defined by an external resistor	
low	high > 80 μs	х	high	0	
low	low	< 4	high	0	
low	low	> 40	low, pulse of 400 ns edge trig- gered	0	



Vishay Semiconductors

# TFDU5107 – Baby Face (Universal) Package (Mechanical Dimensions)



# Vishay Semiconductors

# Appendix

### **Application Hints**

The TFDU5107 do not need any external components when operated at a "clean" power supply. In a more power supply noisy ambient it is recommended to add a combination of a resistor and capacitor (R1, C1, C2) for noise suppression as shown in the figure below. A combination of a electrolytic for the low frequency range and a ceramic capacitor for suppressing the high frequency disturbance will be most effective. The capacitor C3 is only necessary when inductive wiring is used or the power supply cannot deliver the operating peak pulse current.

The inputs TXD and SD are high impedance CMOS inputs. Therefore, the lines from the I/O to those inputs should be carefully designed not to pick up ambient noise. If long lines are used, loads at the Txd input of the TFDx5x07 and at the Rxd input of the controller (!) are recommended. At the IRED Anode voltage supply line an additional capacitor might be necessary when inductive wiring is used. However, a low impedance layout is the better and more cost efficient solution. For adjusting the intensity depending on the application, see the diagrams.

### **Recommended Circuit Diagram**




Figure 7. Recommended Application Circuit

#### Shut Down

To shut down the TFDx5x07 into a standby mode the SD pin has to be set active. After a delay of < 1 ms it will switch to the standby mode.




Figure 8. Intensity I<sub>e</sub> vs. Current Control Resistor R2 5 V Applications




Figure 9. Intensity I<sub>e</sub> vs. Current Control Resistor R1, 3 V Applications

#### Latency

The receiver is in specified conditions after the defined latency. In a UART related application after that time (typically 50  $\mu s$ ) the receiver buffer of the UART must be cleared. Therefore, the transceiver has to wait at least the specified latency after receiving the last bit before starting the transmission to be sure that the corresponding receiver is in a defined state.





Т

# Vishay Semiconductors

Component	Recommended Value	Vishay Part Number
C1, C3	4.7 μF, 16 V	293D 475X9 016B 2T
C2	0.1 μF, Ceramic	VJ 1206 Y 104 J XXMT
R1	47 Ω, 0.125 W	CRCW-1206-47R0-F-RT1
R2	5 V supply voltage: 14 $\Omega$ , 0.25 W (recommend using two 6.8 $\Omega$ , 0.125 W resistors in series) 3.0 V supply voltage: 4.5 $\Omega$ , 0.25 W (recommend using two 2.3 $\Omega$ , 0.125 W resistors in series)	CRCW–1206–6R80–F–RT2 CRCW–1206–2R26–F–RT1

#### Table 1. Recommended Application Circuit Components

## **Vishay Semiconductors**

### **Revision History:**

- A1.1a, 19/12/1999:Slightly changed feature description. The pins 6 and 7 are exchanged by customer demand.
- A1.2, 12/07/2000: Rxd Rise time and Fall time reduced typos corrected
- A1.3, 13/10/2000: Typos corrected
- A1.4, 01/11/2002: Eye safety statement adapted to the latest standard version





TFDU5107 Vishay Semiconductors

## **Ozone Depleting Substances Policy Statement**

It is the policy of Vishay Semiconductor GmbH to

- 1. Meet all present and future national and international statutory requirements.
- 2. Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment.

It is particular concern to control or eliminate releases of those substances into the atmosphere which are known as ozone depleting substances (ODSs).

The Montreal Protocol (1987) and its London Amendments (1990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances.

Vishay Semiconductor GmbH has been able to use its policy of continuous improvements to eliminate the use of ODSs listed in the following documents.

- 1. Annex A, B and list of transitional substances of the Montreal Protocol and the London Amendments respectively
- 2. Class I and II ozone depleting substances in the Clean Air Act Amendments of 1990 by the Environmental Protection Agency (EPA) in the USA
- 3. Council Decision 88/540/EEC and 91/690/EEC Annex A, B and C (transitional substances) respectively.

Vishay Semiconductor GmbH can certify that our semiconductors are not manufactured with ozone depleting substances and do not contain such substances.

We reserve the right to make changes to improve technical design and may do so without further notice. Parameters can vary in different applications. All operating parameters must be validated for each customer application by the customer. Should the buyer use Vishay Telefunken products for any unintended or unauthorized application, the buyer shall indemnify Vishay Telefunken against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use.

> Vishay Semiconductor GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany Telephone: 49 (0)7131 67 2831, Fax number: 49 (0)7131 67 2423