#### 查询TFP403供应商



Jution (Output Pixel • 4x Over-Sampl

- Supports UXGA Resolution (Output Pixel Rates up to 165 MHz)
- Digital Visual Interface (DVI 1.0) Specification Compliant<sup>1</sup>
- Pin-for-Pin Compatible With TFP501 for Simple Upgrade Path to HDCP<sup>2</sup>
- True-Color, 24 Bit/Pixel, 16.7M Colors at 1 or 2-Pixels per Clock
- Laser Trimmed (50 Ω) Input Stage for Optimum Fixed Impedance Matching
- Skew Tolerant up to One Pixel Clock Cycle (High Clock and Data Jitter Tolerance)

 4x Over-Sampling for Reduced Bit-Error Rates and Better Performance Over Longer Cables

SLDS125A - DECEMBER 2000 - REVISED OCTOBER 2002

- Reduced Power Consumption—1.8-V Core Operation With 3.3 V I/Os and Supplies<sup>3</sup>
- Reduced Ground Bounce Using Time
   Staggered Pixel Outputs
- Lowest Noise and Best Power Dissipation Using PowerPAD™ Packaging
- Advanced Technology Using TI 0.18-μm EPIC-5<sup>TM</sup> CMOS Process
- Supports Hot Plug Detection

### description

The Texas Instruments TFP403 is a *PanelBus*™ flat panel display products, part of a comprehensive family of end-to-end DVI 1.0 compliant solutions. Targeted primarily at desktop LCD monitors and digital projectors, the TFP403 finds applications in any design requiring high-speed digital interface.

The TFP403 supports display resolutions up to UXGA in 24-bit true color pixel format. The TFP403 offers design flexibility to drive one or two pixels per clock, supports TFT or DSTN panels, and provides an option for time staggered pixel outputs for reduced ground bounce.

PowerPAD advanced packaging technology results in best of class power dissipation, footprint, and ultralow ground inductance.

The TFP403 combines *PanelBus*<sup>™</sup> circuit innovation with TIs advanced 0.18-µm EPIC-5<sup>™</sup> CMOS process technology, along with PowerPAD<sup>™</sup> package technology to achieve a reliable, low-powered, low-noise, high-speed digital interface solution.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


- 1. The Digital Visual Interface Specification (DVI) is an industry standard developed by the Digital Display Working Group (DDWG) for high-speed digital connection to digital displays. The TFP403 is compliant with the DVI Specification Rev. 1.0.
- 2. High-bandwidth digital content protection (HDCP) is the system used for protecting DVI outputs from being copied. The TFP501 is TI's DVI receiver with HDCP functionality.
- 3. The TFP403 has an internal voltage regulator that provides the 1.8-V core power supply from the externally supplied 3.3-V supplies.

PanelBus, PowerPAD, and EPIC-5 are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SLDS125A - DECEMBER 2000 - REVISED OCTOBER 2002





SLDS125A - DECEMBER 2000 - REVISED OCTOBER 2002



### **Terminal Functions**

TERM	IINAL	10	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
AGND	79	GND	Analog ground—Ground reference and current return for analog circuitry
AV <sub>DD</sub>	82,85,88, 91	VDD	Analog V <sub>DD</sub> —Power supply for analog circuitry. Nominally 3.3 V
CAP	67	VDD	Bypass capacitor—4.7 $\mu$ F tantalum and 0.01 $\mu$ F ceramic connected to ground. This capacitor is optional for the TFP403, but is required for the TFP501.
CTL[2:1]	41,40	DO	General-purpose control signals—Used for user defined control. In normal mode CTL1 is not powered down via PDO.
DE	46	DO	Output data enable—Used to indicate time of active video display versus nonactive display or blank time. During blank, only HSYNC, VSYNC, and CTL1-2 are transmitted. During times of active display, or nonblank, only pixel data, QE[23:0] and QO[23:0], is transmitted.
			High : Active display time Low: Blank time
DFO	1	DI	Output clock data format—Controls the output clock (ODCK) format for either TFT or DSTN panel support. For TFT support ODCK clock runs continuously. For DSTN support ODCK only clocks when DE is high; otherwise ODCK is held low when DE is low.
			High : DSTN support/ODCK held low when DE = low Low: TFT support/ODCK runs continuously.
DGND	5,39,68	GND	Digital ground—Ground reference and current return for digital core
DVDD	6,38	V <sub>DD</sub>	Digital V <sub>DD</sub> —Power supply for digital core. Nominally 3.3 V
HSYNC	48	DO	Horizontal sync output
OCK_INV	100	DI	ODCK polarity—Selects ODCK edge on which pixel data (QE[23:0] and QO[23:0]) and control signals (HSYNC, VSYNC, DE, CTL1-2) are latched
			Normal mode: High : Latches output data on rising ODCK edge Low : Latches output data on falling ODCK edge



SLDS125A - DECEMBER 2000 - REVISED OCTOBER 2002

TERM	IINAL		
NAME	NO.	I/O	DESCRIPTION
ODCK	44	DO	Output data clock—Pixel clock. All pixel outputs QE[23:0] and QO[23:0] (if in 2-pixel/clock mode) along with DE, HSYNC, VSYNC, and CTL[2:1] are synchronized to this clock.
OGND	19,28,45, 58,76	GND	Output driver ground—Ground reference and current return for digital output drivers
ov <sub>dd</sub>	18,29,43, 57,78	V <sub>DD</sub>	Output driver V <sub>DD</sub> —Power supply for output drivers. Nominally 3.3 V
PD	2	DI	Power down—An active low signal that controls the TFP403 power-down state. During power down all output buffers are switched to a high impedance state. All analog circuits are powered down and all inputs are disabled, except for PD. If PD is left unconnected an internal pullup will default the TFP403 to normal operation.
			High : Normal operation Low: Power down
PDO	9	DI	Output drive power down—An active low signal that controls the power-down state of the output drivers. During output drive powerdown, the output drivers (except SCDT and CTL1) are driven to a high impedance state. A weak pulldown will slowly pull these outputs to a low level. When PDO is left unconnected, an internal pullup defaults the TFP403 to normal operation.
			High : Normal operation/output drivers on Low: Output drive power down.
PGND	98	GND	PLL GND—Ground reference and current return for internal PLL
PIXS	4	DI	Pixel select—Selects between one or two pixels per clock output modes. During the 2-pixel/clock mode, both even pixels, QE[23:0], and odd pixels, QO[23:0], are output in tandem on a given clock cycle. During 1-pixel/clock, even and odd pixels are output sequentially, one at a time, with the even pixel first, on the even pixel bus, QE[23:0]. (The first pixel per line is pixel-0, the even pixel. The second pixel per line is pixel-1, the odd pixel.)
			High : 2-pixel/clock Low: 1-pixel/clock
PVDD	97	V <sub>DD</sub>	PLL V <sub>DD</sub> —Power supply for internal PLL. Nominally 3.3 V
QE[0:7]	10-17	DO	Even blue pixel output—Output for even and odd blue pixels when in 1-pixel/clock mode. Output for even only blue pixel when in 2-pixel per clock mode. Output data is synchronized to the output data clock, ODCK.
			LSB: QE0/pin 10 MSB: QE7/pin 17
QE[8:15]	20-27	DO	Even green pixel output—Output for even and odd green pixels when in 1-pixel/clock mode. Output for even only green pixel when in 2-pixel/clock mode. Output data is synchronized to the output data clock, ODCK.
			LSB: QE8/pin 20 MSB: QE15/pin 27
QE[16:23]	30-37	DO	Even red pixel output—Output for even and odd red pixels when in 1-pixel/clock mode. Output for even only red pixel when in 2-pixel/clock mode. Output data is synchronized to the output data clock, ODCK.
			LSB: QE16/pin 30 MSB: QE23/pin 37
QO[0:7]	49-56	DO	Odd blue pixel output—Output for odd only blue pixel when in 2-pixel/clock mode. Not used, and held low, when in 1-pixel/clock mode. Output data is synchronized to the output data clock, ODCK.
			LSB: QO0/pin 49 MSB: QO7/pin 56
QO[8:15]	59-66	DO	Odd green pixel output—Output for odd only green pixel when in 2-pixel/clock mode. Not used, and held low, when in 1-pixel/clock mode. Output data is synchronized to the output data clock, ODCK.
			LSB: QO8/pin 59 MSB: QO15/pin 66
QO[16:23]	69-75,77	DO	Odd red pixel output—Output for odd only red pixel when in 2-pixel/clock mode. Not used, and held low, when in 1-pixel/clock mode. Output data is synchronized to the output data clock, ODCK.
			LSB: QO16/pin 69 MSB: QO23/pin 77

### **Terminal Functions (Continued)**



SLDS125A - DECEMBER 2000 - REVISED OCTOBER 2002

## **Terminal Functions (Continued)**

TERM	INAL		DECODIDATION
NAME	NO.	1/0	DESCRIPTION
	42	DO	Reserved. Must be tied high for normal operation
RSVD	92–96	AI	Reserved. See TFP501 data sheet for intended future use.
RxC+	89	AI	Clock positive receiver input—Positive side of reference clock. TMDS low voltage signal differential input pair
RxC–	90	AI	Clock negative receiver input—Negative side of reference clock. TMDS low voltage signal differential input pair
Rx0+	86	AI	Channel-0 positive receiver input—Positive side of channel-0. TMDS low voltage signal differential input pair. Channel-0 receives blue pixel data in active display and HSYNC, VSYNC control signals in blank.
Rx0–	87	AI	Channel-0 negative receiver input—Negative side of channel-0. TMDS low voltage signal differential input pair.
Rx1+	83	AI	Channel-1 positive receiver input—Positive side of channel-1 TMDS low voltage signal differential input pair. Channel-1 receives green pixel data in active display and CTL1 control signals in blank.
Rx1–	84	AI	Channel-1 negative receiver input—Negative side of channel-1 TMDS low voltage signal differential input pair
Rx2+	80	AI	Channel-2 positive receiver input—Positive side of channel-2 TMDS low voltage signal differential input pair. Channel-2 receives red pixel data in active display and CTL2 control signals in blank.
Rx2–	81	AI	Channel-2 negative receiver input—Negative side of channel-2 TMDS low voltage signal differential input pair.
SCDT	8	DO	Sync detect—Output to signal when the link is active or inactive. The link is considered to be active when DE is actively switching. The TFP403 monitors the state DE to determine link activity. SCDT can be tied externally to PDO to power down the output drivers when the link is inactive.
			High: Active link Low: Inactive link
ST	3	DI	Output drive strength select—Selects output drive strength for high or low current drive. (See dc specifications for $I_{OH}$ and $I_{OL}$ vs ST state.)
			High : High drive strength Low : Low drive strength
STAG	7	DI	Staggered pixel select—An active low signal used in the 2-pixel/clock pixel mode (PIXS = high). Time staggers the even and odd pixel outputs to reduce ground bounce. Normal operation outputs the odd and even pixels simultaneously.
			High : Normal simultaneous even/odd pixel output Low: Time staggered even/odd pixel output
VSYNC	47	DO	Vertical sync output



SLDS125A - DECEMBER 2000 - REVISED OCTOBER 2002

### absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

Supply voltage range, DV <sub>DD</sub> , AV <sub>DD</sub> , OV <sub>DD</sub> , PV <sub>DD</sub>	
Operating ambient temperature range	0°C to 70°C
Storage temperature range	–65°C to 150°C
Case temperature for 10 seconds	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Package power dissipation/PowerPAD: Soldered (see Note 1)	4.3 W
Not soldered (see Note 2)	2.7 W
ESD Protection, all pins	2.5 KV Human Body Model
JEDEC latch up (EIA/JESD78)	100 mA

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Specified with PowerPAD bond pad on the backside of the package soldered to a 2 oz. Cu plate PCB thermal plane. Specified at maximum allowed operating temperature, 70°C.

2. PowerPAD bond pad on the backside of the package is not soldered to a thermal plane. Specified at maximum allowed operating temperature, 70°C.

### recommended operating conditions

	MIN	TYP	MAX	UNIT
Supply voltage, V <sub>DD</sub> (DV <sub>DD</sub> , AV <sub>DD</sub> , PV <sub>DD</sub> , OV <sub>DD</sub> )	3	3.3	3.6	V
Pixel time, t <sub>pix</sub> ‡	6.06		40	ns
Single ended analog input termination resistance, Rt	45	50	55	Ω
Operating free-air temperature, T <sub>A</sub>	0	25	70	°C

tpix is the pixel time defined as the period of the RxC clock input. The period of the output clock, ODCK is equal to tpix when in 1-pixel/clock mode and 2tpix when in 2-pixel/clock mode.



### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

### dc digital I/O specifications

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
VIH	High level digital input voltage <sup>†</sup>			2		DVDD	V
VIL	Low level digital input voltage <sup>†</sup>			0		0.8	V
1.0.1	lich laugh autout doine anna at	ST = High,	V <sub>OH</sub> = 2.4 V	5	10	18	mA
ЮН	High level output drive current <sup>‡</sup>	ST = Low,	V <sub>OH</sub> = 2.4 V	3	6	12	ША
	l ann lan al an dan de daine an mar at t	ST = High,	V <sub>OL</sub> = 0.8 V	10	13	19	mA
IOL	Low level output drive current <sup>‡</sup>	ST = Low,	V <sub>OL</sub> = 0.8 V	5	7	11	ШA
IOZ	Hi-Z output leakage current	PD = Low or F	PDO = Low	-1		1	μΑ

<sup>†</sup> Digital inputs are labeled DI in I/O column of Terminal Functions Table.

<sup>‡</sup> Digital outputs are labeled DO in I/O column of Terminal Functions Table.

#### dc specifications

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
VID	Analog input differential voltage (see Note 3)		75	1200	mv
VIC	Analog input common mode voltage (see Note 3)		AV <sub>DD</sub> -300	AV <sub>DD</sub> -37	mv
VI(OC)	Open circuit analog input voltage		AV <sub>DD</sub> -10	AV <sub>DD</sub> +10	mv
IDD(2PIX)	Normal 2-pix/clock power supply current (see Note 4)	PIXEL RATE = 82.5 MHz 2-pix/clock		400	mA
I <sub>(PD)</sub>	Power down current (see Note 5)	PD = Low		10	mA
I(PDO)	Output drive power down current (see Note 5)	PDO = Low		45	mA

NOTES: 3. Specified as dc characteristic with no overshoot or undershoot.
4. Alternating 2-pixel black/2-pixel white pattern. ST = high, STAG = high, QE[23:0] and QO[23:0] CL = 10 pF.

5. Analog inputs are open circuit (transmitter is disconnected from TFP403).



SLDS125A - DECEMBER 2000 - REVISED OCTOBER 2002

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

#### ac specifications

	PARAMETER		TEST CC	NDITIONS	MIN	TYP	MAX	UNIT
V <sub>ID(2)</sub>	Differential input sensitivity <sup>†</sup>				150		1560	mV <sub>p-p</sub>
t <sub>ps</sub>	Analog input intra-pair (+ to -) di	fferential skew (see Note 6)					0.4	t <sub>bit</sub> ‡
<sup>t</sup> (ccs)	Analog Input inter-pair or channe (see Note 6) Analog Input inter-pair or channe (see Note 6)						1	t <sub>pix</sub> §
t(ijit)	Worse case differential input clo (see Note 6) Worse case differential input clo (see Note 6)				50			ps
<sup>t</sup> f(1)	Fall time of data and control sigr	nals <sup>#,</sup>	ST = Low, ST = High,	C <sub>L</sub> = 5 pF C <sub>L</sub> = 10 pF			2.4 1.9	ns
<sup>t</sup> r(1)	Rise time of data and control sig	nals <sup>#,</sup>	ST = Low, ST = High,	C <sub>L</sub> = 5 pF C <sub>L</sub> = 10 pF			2.4 1.9	ns
<sup>t</sup> r(2)	Rise time of ODCK clock <sup>#</sup>		ST = Low, ST = High,	C <sub>L</sub> = 5 pF C <sub>L</sub> = 10 pF			2.4 1.9	ns
<sup>t</sup> f(2)	Fall time of ODCK clock <sup>#</sup>		ST = Low, ST = High,	CL = 5 pF CL = 10 pF			2.4 1.9	ns
<sup>t</sup> su(1)	Setup time, data, and control signal to falling edge of ODCK	1 pixel, OCK_INV = lowII, PIXS = low	ST = Low, ST = High,	C <sub>L</sub> = 5 pF C <sub>L</sub> = 10 pF	1.0			ns
<sup>t</sup> h(1)	Hold time, data, and control signal to falling edge of ODCK	1 pixel, OCK_INV = lowII, PIXS = low	ST = Low, ST = High,	C <sub>L</sub> = 5 pF C <sub>L</sub> = 10 pF	1.0			ns
t <sub>su(2)</sub>	Setup time, data, and control signal to rising edge of ODCK	1 pixel, OCK_INV = highll, PIXS = low	ST = Low, ST = High,	C <sub>L</sub> = 5 pF C <sub>L</sub> = 10 pF	1.0			ns
<sup>t</sup> h(2)	Hold time, data, and control signal to rising edge of ODCK	2 pixel and STAG OCK_INV = high   PIXS = high	ST = Low, ST = High,	CL = 5 pF CL = 10 pF	0.5			ns
tionali	ODCK frequency		PIX = Low (	1-PIX/CLK)	25		165	MHz
f(ODCK)			PIX = High (	2-PIX/CLK)	12.5		82.5	
	ODCK duty-cycle				40%	50%	60%	
<sup>t</sup> pd(PDL)	Propagation delay time from PD						9	ns
<sup>t</sup> pd(PDOL)	Propagation delay time from PD	O low to Hi-Z outputs					9	ns
<sup>t</sup> t(HSC)	Transition time between DE tran	sition to SCDT low <sup>☆</sup>				1e6		<sup>t</sup> pix
<sup>t</sup> t(FSC)	Transition time between DE tran	sition to SCDT high☆				1600		<sup>t</sup> pix
t <sub>d</sub>	Delay time, ODCK latching edge	e to QE[23:0] data output	STAG = Lov Pixs = High	V		0.5		<sup>t</sup> pix

<sup>†</sup> Specified as ac parameter to include sensitivity to overshoot, undershoot, and reflection.

<sup>‡</sup> t<sub>bit</sub> is 1/10 the pixel time, tpix

 $t_{pix}$  is the pixel time defined as the period of the RxC input clock. The period of ODCK is equal to  $t_{pix}$  in 1-pixel/clock mode or  $2t_{pix}$  when in 2-pixel/clock mode.

¶ Measured differentially at 50% crossing using ODCK output clock as trigger.

<sup>#</sup>Rise and fall times measured as time between 20% and 80% of signal amplitude.

|| Data and control signals are : QE[23:0], QO[23:0], DE, HSYNC, VSYNC and CTL[2:1]

\*Link active or inactive is determined by amount of time detected between DE transitions. SCDT indicates link activity.

NOTE 6: By characterization



### PARAMETER MEASUREMENT INFORMATION






Figure 1. Rise and Fall Time of ODCK








Figure 3. ODCK Frequency





Figure 4. Data Setup and Hold Time to Rising and Falling Edge of ODCK









Figure 6. Analog Input Intra-Pair Differential Skew



SLDS125A - DECEMBER 2000 - REVISED OCTOBER 2002





### detailed description

#### fundamental operation

The TFP403 is a digital visual interface (DVI) compliant TMDS digital receiver that is used in digital flat panel display systems to receive and decode TMDS encoded RGB pixel data streams. In a digital display system a host, usually a PC or workstation, contains a DVI compatible transmitter that receives 24 bit pixel data along with appropriate control signals. The transmitter encodes them into a high-speed low-voltage differential serial bit stream optimized for transmission over a twisted-pair cable to a display device. The display device, usually a flat-panel monitor, will require a DVI compatible receiver like the TI TFP403 to decode the serial bit stream back to the same 24 bit pixel data and control signals that originated at the host. This decoded data can then be applied directly to the flat panel drive circuitry to produce an image on the display. Since the host and display can be separated by distances up to 5 meters or more, serial transmission of the pixel data is preferred. To support modern display resolutions up to UXGA a high bandwidth receiver with good jitter and skew tolerance is required.

#### TMDS pixel data and control signal encoding

TMDS stands for transition minimized differential signaling. Only one of two possible TMDS characters for a given pixel will be transmitted at a given time. The transmitter keeps a running count of the number of ones and zeros previously sent and transmits the character that will minimize the number of transitions and approximate a dc balance of the transmission line.

Three TMDS channels are used to receive RGB pixel data during active display time, DE = high. The same three channels also receive control signals, HSYNC, VSYNC, and user defined control signals CTL[2:1]. These control signals are received during inactive display or blanking-time. Blanking-time is when DE = low. The following table maps the received input data to appropriate TMDS input channel in a DVI compliant system.

RECEIVED PIXEL DATA ACTIVE DISPLAY DE = HIGH	INPUT CHANNEL	OUTPUT PINS (VALID FOR DE = HIGH)
Red[7:0]	Channel – 2 (Rx2 ±)	QE[23:16] QO[23:16]
Green[7:0]	Channel – 1 (Rx1 ±)	QE[15:8] QO[15:8]
Blue[7:0]	Channel – 0 (Rx0 ±)	QE[7:0] QO[7:0]
RECEIVED CONTROL DATA BLANKING DE = LOW	INPUT CHANNEL	OUTPUT PINS (VALID FOR DE = LOW)
CTL[3:2] (see Note 7)	Channel – 2 (Rx2 ±)	CTL2
	Channel – 1 (Rx1 ±)	CTL1
CTL[1: 0] (see Note 7)	Channel – I (RXI $\pm$ )	GILI

NOTE 7: Some TMDS transmitters transmit a CTL0 signal. The TFP403 decodes and transfers CTL[2:1] and ignores CTL0 characters. CTL3 is used internally to enable HDCP decryption. CTL3 and CTL0 are not available as TFP501 outputs.

The TFP403 discriminates between valid pixel TMDS characters and control TMDS characters to determine the state of active display versus blanking, i.e., state of DE.



SLDS125A - DECEMBER 2000 - REVISED OCTOBER 2002

### detailed description (continued)

#### TFP403 clocking and data synchronization

The TFP403 receives a clock reference from the DVI transmitter that has a period equal to the pixel time, Tpix. The frequency of this clock is also referred to as the pixel rate. Since the TMDS encoded data on Rx[2:0] contains 10 bits per 8 bit pixel it follows that the Rx[2:0] serial bit rate is 10 times the pixel rate. For example, the required pixel rate to support an UXGA resolution with 60 Hz refresh rate is 165 MHz. The TMDS serial bit rate is 10x the pixel rate or 1.65 Gb/s. Due to the transmission of this high-speed digital bit stream, on three separate channels (or twisted-pair wires) of long distances (3-5 meters), phase synchronization between the data steams and the input reference clock is not guaranteed. In addition, skew between the three data channels is common. The TFP403 uses a 4x oversampling scheme of the input data streams to achieve reliable synchronization with up to 1-Tpix channel-to-channel skew tolerance. Accumulated jitter on the clock and data lines due to reflections and external noise sources is also typical of high speed serial data transmission, hence the TFP403s design for high jitter tolerance.

The input clock to the TFP403 is conditioned by a phase-locked-loop (PLL) to remove high frequency jitter from the clock. The PLL provides four 10x clock outputs of different phase to locate and sync the TMDS data streams (4x oversampling). During active display the pixel data is encoded to be transition minimized, whereas in blank, the control data is encoded to be transition maximized. A DVI compliant transmitter is required to transmit in blank for a minimum period of time, 128-Tpix, to ensure sufficient time for data synchronization when the receiver sees a transition maximized code. Synchronization during blank, when the data is transition maximized, ensures reliable data bit boundary detection. Phase synchronization to the data streams is unique for each of the three input channels and is maintained as long as the link remains active.

#### TFP403 TMDS input levels and input impedance matching

The TMDS inputs to the TFP403 receiver have a fixed single-ended termination to AV<sub>DD</sub> The TFP403 is internally optimized using a laser trim process to precisely fix the impedance at 50  $\Omega$ . The device will function normally with or without a resistor on the EXT\_RES pin, so it remains drop-in compatible with current sockets. The fixed impedance eliminates the need for an external resistor while providing optimum impedance matching to standard 50- $\Omega$  DVI cables.

Figure 12 shows a conceptual schematic of a DVI transmitter and TFP403 receiver connection. A transmitter drives the twisted pair cable via a current source, usually achieved with an open drain type output driver. The internal resistor, which is matched to the cable impedance, at the TFP403 input provides a pullup to  $AV_{DD}$ . Naturally, when the transmitter is disconnected and the TFP403 DVI inputs are left unconnected, the TFP403 receiver inputs pullup to  $AV_{DD}$ . The single ended differential signal and full differential signal is shown in Figure 13. The TFP403 is designed to respond to differential signal swings ranging from 150 mV to 1.56 V with common mode voltages ranging from ( $AV_{DD}$ -300 mV) to ( $AV_{DD}$ -37 mV).



SLDS125A - DECEMBER 2000 - REVISED OCTOBER 2002

### TFP403 TMDS input levels and input impedance matching (continued) DVI TI TFP403 Transmitter Receiver AVDD **DVI Compliant Cable** Internal Termination at 50 $\Omega$ Ŧ DATA DATA X Current Source -

Figure 12. TMDS Differential Input and Transmitter Connection



Figure 13. TMDS Inputs

### TFP403 modes of operation

The TFP403 provides systems design flexibility and value by providing the system designer with configurable options or modes of operation to support varying system architectures. The following table outlines the various panel modes that can be supported along with appropriate external control pin settings.

	••	•	•		•	-
PANEL	PIXEL RATE	ODCK LATCH EDGE	ODCK	DFO	PIXS	OCK_INV
TFT or 16-bit DSTN	1 pix/clock	Falling	Free run	0	0	0
TFT or 16-bit DSTN	1 pix/clock	Rising	Free run	0	0	1
TFT	2 pix/clock	Falling	Free run	0	1	0
TFT	2 pix/clock	Rising	Free run	0	1	1
24-bit DSTN	1 pix/clock	Falling	Gated low	1	0	0
NONE	1 pix/clock	Rising	Gated low	1	0	1
24-bit DSTN	2 pix/clock	Falling	Gated low	1	1	0
24-bit DSTN	2 pix/clock	Rising	Gated low	1	1	1



SLDS125A - DECEMBER 2000 - REVISED OCTOBER 2002

### detailed description (continued)

#### **TFP403 output driver configurations**

The TFP403 provides flexibility by offering various output driver features that can be used to optimize power consumption, ground-bounce, and power-supply noise. The following sections outline the output driver features and their effects.

**Output driver power down** ( $\overline{PDO} = low$ ), Pulling  $\overline{PDO}$  low will place all the output drivers, except CTL1 and SCDT, into a high-impedance state. The SCDT output which indicates link-disabled or link-inactive can be tied directly to the  $\overline{PDO}$  input to disable the output drivers when the link is inactive or when the cable is disconnected. An internal pullup on the  $\overline{PDO}$  pin will default the TFP403 to the normal nonpower down output drive mode if left unconnected.

**Drive Strength** (ST = high for high drive strength, ST=low for low drive strength.) The TFP403 allows for selectable output drive strength on the data, control and ODCK outputs. See the dc specifications table for the values of  $I_{OH}$  and  $I_{OL}$  current drives for a given ST state. The high output strength offers approximately two times the drive as the low output drive strength.

**Time Staggered Pixel Output**. This option works only in conjunction with the 2-pixel/clock mode (PIXS = high). Setting  $\overline{STAG}$  = low will time stagger the even and odd pixel output so as to reduce the amount of instantaneous current surge from the power supply. Depending on the PCB layout and design this can help reduce the amount of system ground bounce and power supply noise. The time stagger is such that in 2-pixel/clock mode the even pixel is delayed from the latching edge of ODCK by 0.25 Tcip. (Tcip is the period of ODCK. The ODCK period is 2Tpix when in 2-pixel/clock mode.)

Depending on system constraints of output load, pixel rate, panel input architecture and board cost the TFP403 drive strength and staggered pixel options allow flexibility to reduce system power-supply noise, ground bounce and EMI.

Power Management. The TFP403 offers several system power management features.

The output driver power down ( $\overline{PDO} = low$ ) is an intermediate mode which offers several uses. During this mode, all output drivers except SCDT and CTL1 are driven to a high impedance state while the rest of the device circuitry remains active

The TFP403 power down ( $\overline{PD}$  = low) is a complete power down in that it powers down the digital core, the analog circuitry, and output drivers. All output drivers are placed into a Hi-Z state. All inputs are disabled except for the  $\overline{PD}$  input. The TFP403 will not respond to any digital or analog inputs until  $\overline{PD}$  is pulled high.

Both PDO and PD have internal pullup so if left unconnected they will default the TFP403 to normal operating modes.

**Sync Detect**. The TFP403 offers an output, SCDT to indicate link activity. The TFP403 monitors activity on DE to determine if the link is active. When 1 million (1e6) pixel clock periods pass without a transition on DE, the TFP403 considers the link inactive and SCDT is driven low. The SCDT goes high immediately after the first transition on DE. The SCDT again becomes low when no more transitions are seen after 2<sup>18</sup> ocillator clocks.

SCDT can be used to signal a system power management circuit to initiate a system power down when the link is considered inactive. The SCDT can also be tied directly to the TFP403 PDO input to power down the output drivers when the link is inactive. It is not recommended to use the SCDT to drive the PD input since, once in complete power down, the analog inputs are ignored and the SCDT state does not change. An external system power management circuit to drive PD is preferred.



### detailed description (continued)

#### PowerPAD 100-TQFP package

The TFP403 is packaged in TI's thermally enhanced PowerPAD 100TQFP packaging. The PowerPAD package is a 14 mm  $\times$  14 mm  $\times$  1 mm TQFP outline with 0.5 mm lead-pitch. The PowerPAD package has a specially designed die mount pad that offers improved thermal capability over typical TQFP packages of the same outline. The TI 100-TQFP PowerPAD package offers a back-side solder plane that connects directly to the die mount pad for enhanced thermal conduction. Soldering the back side of the TFP403 to the application board is not required thermally, as the device power dissipation is well within the package capability when not soldered.

Soldering the back side of the device to the PCB ground plane is recommended for electrical considerations. Since the die pad is electrically connected to the chip substrate and hence chip ground, connection of the PowerPAD back side to a PCB ground plane will help to improve EMI, ground bounce, and power supply noise performance.

Table 1 outlines the thermal properties of the TI 100-TQFP PowerPAD package. The 100-TQFP non-PowerPAD package is included only for reference.

PARAMETER	WITHOUT PowerPAD	PowerPAD NOT CONNECTED TO PCB THERMAL PLANE	PowerPAD CONNECTED TO PCB THERMAL PLANE <sup>†</sup>
Theta-JA <sup>†,‡</sup>	45°C/W	27.3°C/W	17.3°C/W
Theta-JC <sup>†,‡</sup>	3.11°C/W	0.12°C/W	0.12°C/W
Maximum power dissipation <sup>†,‡,§</sup>	1.6 W	2.7 W	4.3 W

Table 1. TI 100-TQFP ( $14 \times 14 \times 1$ mm)/0.5 mm Lead Pitch
--

<sup>†</sup> Specified with 2 oz. Cu PCB plating.

‡ Airflow is at 0 LFM (no airflow)


§ Measured at ambient temperature,  $T_A = 70^{\circ}C$ .



# THERMAL PAD MECHANICAL DATA

#### PZP (S-PQFP-G100)

#### PowerPAD<sup>™</sup> PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. For additional information on the PowerPAD<sup>™</sup> package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, *PowerPAD Thermally Enhanced Package*, Texas Instruments Literature No. SLMA002 and Application Brief, *PowerPAD Made Easy*, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.




SLDS125A - DECEMBER 2000 - REVISED OCTOBER 2002

### PZP (S-PQFP-G100)

MECHANICAL DATA

PowerPAD<sup>™</sup> PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane.
- This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MS-026



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated