

description

The THMC50 is a local/remote temperature monitor with two voltage supervisor circuits and an 8-bit, 0-V to 2.5-V DAC designed for temperature monitoring and fan control via a two-wire SMBus serial interface. The THMC50 is intended for use in personal computer applications according to the Advanced Configuration and Power Interface (ACPI) thermal model. The device is also suitable for use in network routers and hubs, office equipment, telephone switching networks, industrial control applications, and any other application requiring temperature monitoring, fan speed control, and two 3.3-V supply voltage supervisors.

Temperature data is reported in a 2s complement, 8-bit binary format. The local temperature sensor can be used to monitor the ambient temperature, while a remote thermal diode, such as the one present on the Intel[®] Pentium[®] II, III, and the Sun[®] UltraSPARC[™] microprocessors, can be used to monitor the actual CPU die temperature. For applications not using a microprocessor with an integrated thermal diode, an inexpensive diode-connected 2N3904 NPN transistor can also be used to sense the remote temperature.

The THMC50 provides maskable interrupts for under/over temperature condition with default or user adjustable limit values. If the temperature limit values are exceeded, the THMC50 asserts INT low. If the default thermal limits are exceeded, the THERM terminal is asserted low, and the FAN_SPD analog output automatically goes to full-scale voltage to set the fan at maximum speed. THERM can also be used as an input to instantly command full fan speed.

The 8-bit, 0–2.5 V DAC output of the THMC50, along with an external amplifier circuit, provides the means to control the speed of a cooling fan. Fault tolerant fan-speed control is achieved through default and user-programmable values for high temperature limits that command the fan to full speed once the temperature limits are exceeded.

The THMC50 also provides two reset functions for the $V_{(VCC3AUX)}$ and $V_{(VCC3)}$ supply voltage. The reset functions are assured down to 1-V supply voltage.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Intel and Pentium are registered trademarks of Intel Corporation.



SLIS090 - JULY 1999

schematic/block diagram





Terminal Functions

TERMINAL		1/0	DESCRIPTION
NAME	NO.		
ADD/NTEST_OUT	13	Digital I/O	This terminal is used to determine the two LSBs of the SMBus address during initial power on and it also functions as a digital output when doing a NAND tree test.
AUXRST	3	Digital I/O (open drain)	This terminal is asserted low while VCC3AUX remains below the reset threshold. It remains asserted for the reset timeout period after the reset condition is terminated. It is bidirectional so that the THMC50 can be optionally reset; external logic must be used to prevent a system auxiliary reset from occurring.
FAN_OFF	1	Digital output (open drain)	Fan off request output. When commanded low via bit 5 in the configuration register (0×40) , this indicates a request to shut the fan off independent of the FAN_SPD output. When commanded high via bit 5 in the configuration register (0×40) , it indicates that the fan may be turned on. This is an open-drain output requiring an external pullup. Note: This terminal requires external circuitry to turn the fan off. It does not command the
			analog output to 0×00 (see Typical Application Schematic).
FAN_SPD/NTEST_IN	8	Analog output/test input	This terminal is an active-high input that enables NAND tree board-level connectivity testing during device power up. Refer to the section on NAND tree testing. Also used as the analog output of the 8-bit DAC for fan speed control when not in NAND tree test mode.
GND	4	Ground	
GPI	12	Digital input	General-purpose input. The logic state of this terminal is reflected in bit 4 of the interrupt status register (0x41). The logic state of the GPI terminal reported in bit 4 of the interrupt status register (0x41) is inverted from the actual GPI logic state if bit 6 of the configuration register (0x40) is set to a 1. If bit 6 of the configuration register (0x40) is set to a 0, then bit 4 of the interrupt status register (0x41) reports the same logic state present on the GPI terminal.
INT	14	Digital output (open drain)	System interrupt output. This signal indicates a violation of a set trip point. The INT output is enabled when bit 1 of the configuration register (0x40) is set to 1. The default state is disabled.
MR	2	Digital input	Manual reset. A logic low on this input causes $\overrightarrow{\text{RST}}$ to be asserted. Once this input is negated, $\overrightarrow{\text{RST}}$ remains asserted for approximately 180 ms. This input has an internal 20-k Ω pullup resistor. Leave unconnected if not used.
REMOTE_DIODE-	9	Remote thermal diode negative input	This is the negative input (current sink) from the remote thermal diode.
REMOTE_DIODE+	10	Remote thermal diode positive input	This is the positive input (current source) from the remote thermal diode.
RST	7	Digital output (open drain)	 This terminal is asserted low under any of the following conditions: VCC3 remains below the reset threshold While MR is held low While AUXRST is asserted It remains asserted for the reset timeout period after the reset conditions are terminated. The RST function also resets the FAN_SPD analog output to 0xoo when asserted, unless THERM is asserted, then the FAN_SPD analog output will be 0xFF.
SCL	15	Digital input	Serial SMBus clock
SDA	16	Digital I/O (open drain)	Serial SMBus bidirectional data
THERM	11	Digital I/O (open drain)	This is an active low thermal overload output that indicates a violation of a temperature set point (overtemperature) for at least three monitoring cycles. Also acts as an input to indicate a thermal event for fan control. When this signal is asserted low externally, a status bit is set. The automatic fan control is activated to full on whenever this signal is low.
VCC3	6	Analog input	This is a 3.3-V main voltage monitor input for main reset generator ($\overline{\text{RST}}$). This is not the power supply terminal for THMC50.
VCC3AUX	5	Power supply voltage input	This 3.3-V auxiliary voltage is the THMC50 power source and voltage monitor input for auxiliary reset generator (AUXRST). This terminal powers all THMC50 internal circuitry.



absolute maximum ratings over operating case temperature (see Note 1) (unless otherwise noted)[†]

Maximum voltage allowed for FAN_OFF pullup, V _(FAN_OFF)
Input voltage on any I/O terminals (except analog inputs), $V_{IO(N)}$ 0.3 V to $V_{I/OCAUX}+0.3$ V
Input current on any I/O terminal (see Note 2), I(IOIN)
Package input current (see Note 2), I(PACKAGE)
Input voltage on REMOTE_DIODE- terminal, V(REMOTE_DIODE-)
REMOTE_DIODE- input current, I(REMOTE_DIODE-)
Human body model ESD susceptibility, V(HBMESD)
Continuous power dissipation (see Note 3), PD
Operating case temperature range, T _C
Storage temperature (see Note 4), T _{stg} –65°C to 165°C
Junction temperature, T _J 150°C
Lead temperature (soldering, 10 sec), T _(LEAD) 300°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are measured with respect to GND, unless otherwise specified.

- 2. The 20-mA maximum package input current rating limits the number of terminals that can safely exceed the power supplies with an input current of 5 mA to four terminals.
- 3. The maximum power dissipation must be derated at elevated temperatures and is dictated by TJmax, θJA and the ambient temperature, T_A. The maximum allowable power dissipation at any temperature is $P_D = (T_{Jmax} - T_A)/\theta_{JA}$.
- 4. Solder accordingly to IPC standards.

dc electrical characteristics, V_{CC3} = V_(VCC3AUX) = 3.3 V, T_A = 25°C (unless otherwise noted)

power supply

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNITS
	VCC3AUX reset generator supply voltage	Voltage on VCC3AUX needed to guarantee RST and AUXRST to stay valid	1		3.8	V
V(VCC3AUX_RST)	VCC3AUX supply voltage	Normal operating supply voltage for all other THMC50 circuits	3	3.3	3.8	V
I(VCC3AUX)	Supply current (interface inactive)	Exclude D/A converter source/sink current		1	2	mA
I(VCC3AUX_STANDBY)	Standby mode				500	μΑ

voltage supervisors

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	
VTHAUXRST	Threshold voltage on VCC3AUX for AUXRST active	Reduce VCC3AUX from 3.8 V until AUXRST is low.	2.88	:	V
VTHRST	Threshold voltage on VCC3 for RST active	Reduce VCC3 from 3.8 V until $\overline{\text{RST}}$ is low with VCC3AUX = 3.3 V	2.88	:	V

temperature-to-digital converter

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
T(ACC)	Measured temperature accuracy	$-40^{\circ}C \le T_A < 60^{\circ}C$ and $100^{\circ}C < T_A \le 125^{\circ}C$	-5		5	°C
(*****)		$60^{\circ}C \leq T_A \leq 100^{\circ}C$	-3		3	
T _(RES)	Temperature resolution	Design parameter – not tested		1		°C
V(THRESH)	Remote_Diode+ open fault threshold		2.4			V



SLIS090 - JULY 1999

dc electrical characteristics, $V_{CC3} = V_{(VCC3AUX)} = 3.3 V$, $T_A = 25^{\circ}C$ (unless otherwise noted) (continued)

digital output: ADD/NTEST_OUT

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
VOH	Logical 1 output voltage	$I_{OUT} = -3 \text{ mA at } V_{(VCC3AUX)} = 2.85 \text{ V}$	2.4			V
VOL	Logical 0 output voltage	I _{OUT} = 3 mA at V _(VCC3AUX) = 3.8 V			0.4	V

open-drain digital outputs: THERM, INT

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
VOL	Logical 0 output voltage	IOUT = 3 mA at V(VCC3AUX)= 3.8 V			0.4	V
ЮН	High level output current	V _{OUT} = V _(VCC3AUX) = 3.8 V		0.1	100	μA

open-drain digital outputs: RST, AUXRST

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Vei		IOUT = 3 mA at V(VCC3AUX) = 3.8 V			0.4	V
VOL	Logical 0 output voltage	IOUT = 3 mA at V(VCC3AUX) = 1 V			0.4	V
IOH	High level output current	V _{OUT} = V _(VCC3AUX) = 3.8 V		0.1	100	μΑ

open-drain digital output: FAN_OFF

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
VOL	Logical 0 output voltage	IOUT = 6 mA at V(VCC3AUX) = 3.8 V			0.4	V
IOH	High level output current	V _{OUT} = V _(VCC3AUX) = 3.8 V		0.1	100	μA

open-drain SMBus output: SDA

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
VOL	Logical 0 output voltage	IOUT = 3 mA at V(VCC3AUX)= 3.8 V			0.4	V
IOH	High level output current	V _{OUT} = V _(VCC3AUX) = 3.8 V		0.1	100	μΑ

SMBus digital inputs: SCL, SDA

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
V_{IH}	Logical 1 input voltage		$0.7 \times V(VCC3AUX)$			V
VIL	Logical 0 input voltage				0.3 × V(VCC3AUX)	V

digital inputs: FAN_SPD/NTEST_IN, ADD/NTEST_OUT, MR, GPI

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
VIH	Logical 1 input voltage (5 V)		2.4			V
VIL	Logical 0 input voltage (5 V)				0.8	V
VIH	Logical 1 input voltage (3.3 V)		2			V
VIL	Logical 0 input voltage (3.3 V)				0.4	V
Чн	Logical 1 input current	$V_{IN} = V(VCC3AUX)$		-0.005	-1	mA
	Logical 0 input current (except MR)	View OV do		0.005	1	mA
μL	Logical 0 input current (MR)	$V_{IN} = 0 V dc$		165	250	μA
C _(IN)	Digital input terminal capacitance	Design parameter only - not tested		20		pF



LIS090 - JULY 1999

dc electrical characteristics, $V_{CC3} = V_{(VCC3AUX)} = 3.3$ V, $T_A = 25^{\circ}C$ (unless otherwise noted) (continued)

analog output: FAN_SPD/NTEST_IN

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
VOUT	Output voltage range		0		2.5	V
	Total unadjusted error (TUE) (see Note 5)	IL = -2 mA	-3%		3%	
	Full-scale error		-3%	±1%	3%	
	Zero error, LSB	No load		2		
	Differential nonlinearity (DNL), LSB (monotonic by design)	DAC setting 0×16 to $0 \times FF$	-1		1	
	Integral nonlinearity, LSB			±1		
C _(LOAD)	Maximum external load capacitance allow to insure DAC stability	Design parameter only – not tested			50	pF
I(SOURCE)	Output source current	DAC setting 0×16 to $0 \times FF$	-2			mA
I(SINK)	Output sink current	DAC setting 0×16 to $0 \times FF$	1			mA

NOTE 5: Total unadjusted error (TUE) includes offset, gain, and linearity errors of the DAC.

remote thermal diode sensing

PARAMETER		TEST CONDITIONS		TYP	MAX	UNITS
T(RES)	Temperature resolution			1		°C
I(DIODE) Diode source current		REMOTE_DIODE+ = REMOTE_DIODE- + 0.65 V, high level	80		130	μA
		Low level	8		13	
I(RATIO)	Diode source current ratio	High level/low level	9.8	10	10.2	



ac electrical characteristics, $V_{CC3} = V_{(VCC3AUX)} = 3.3 V$, $T_A = 25^{\circ}C$ (see Notes 6 and 7) (unless otherwise noted)

temperature-to-digital converter timing parameters: Remote_Diode+, Remote_Diode-

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNITS
^t (SAMPLE)	Temperature-to-digital acquisition sample rate		0.75	1	1.25	sa/s

reset function timing parameters: VCC3, VCC3AUX, MR, AUXRST, RST

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
^t (RP)	RST and AUXRST pulse duration	See Figures 17–20	140		560	ms
t(VCC3RST)	VCC3 to RST delay	See Figures 17–20	20		μs	
t(VCC3AUX1)	VCC3AUX to AUXRST delay	See Figures 17–20	20		μs	
t(VCC3AUX2)	VCC3AUX to RST delay	See Figures 17–20	20		μs	
^t (MR)	MR input to RST delay	See Figures 17–20		0.5		μs
^t (RST)	AUXRST input to RST delay	See Figures 17–20		0.5		μs
^t (MRMIN)	MR input minimum pulse width		10			μs
t(AUXRSTMIN)	AUXRST input minimum pulse width		10			μs
t(GLITCH)	MR, AUXRST glitch immunity		100		ns	

SMBus interface timing parameters: SCL, SDA

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
^f (SCL)	SCL operating frequency	See Figure 1	10		100	kHz
^t (BUF)	Bus free time between stop and start condition	See Figure 1	4.7			μs
^t (HDSTA)	Hold time after (repeated) start condition. After this period, the first clock is generated	See Figure 1	4			μs
^t (SUSTA)	Repeated start condition setup time	See Figure 1	4.7			μs
^t (SUSTO)	Stop condition setup time	See Figure 1	4			μs
^t (HDDAT)	Data hold time	See Figure 1	300			ns
^t (SUDAT)	Data setup time	See Figure 1	250			ns
^t (LOW)	SCL clock low period	See Figure 1	4.7			μs
^t (HIGH)	SCL clock high period	See Figure 1	4		50	μs
^t (LOWSEXT)	Cumulative clock low extend time (slave device)	See Figure 1			25	ms
^t (LOWMEXT)	Cumulative clock low extend time (master device)	See Figure 1			10	ms
tF	Clock/data fall time	See Figure 1			300	ns
^t R	Clock/data rise time	See Figure 1			1000	ns

NOTES: 6. Typicals are at $T_J = T_A = 25^{\circ}C$ with $V_{(VCC3AUX)} = 3.3$ V and represent most likely parametric norm.

Timing specifications are tested at the TTL logic levels, V_{IL} = 0.4 V for a falling edge and V_{IH} = 2.4 V for a rising edge. The 3-state output voltage is forced to 1.4 V.



SLIS090 - JULY 1999

PARAMETER MEASUREMENT INFORMATION


SCLK t(HDSTA) t(LOW) tR t(HDSTA) t(HIGH) t(SUSTA) t(SUSTO) • t(SUDAT) t(HDDAT) 🔶 SDATA t(BUF) P s s Ρ 1 1 Start Stop t(LOWSEXT) SCLKACK SCLKACK t(LOWMEXT) t(LOWMEXT) t(LOWMEXT) SCLK SDATA Figure 1. SMBus Timing Diagram SCLK R/W D6 A6 A5 **A**4 A2 A1 A0 D7 D5 D4 D3 D2 D1 D0 A3 SDATA ACK By Start By ACK By Master THMC50 Master Frame 1 SMBus Slave Address Byte Frame 2 Address Pointer Register Byte SCLK (Continued) SDATA D6 D5 D4 D3 D2 D1 D0 D (Continued) ACK By Stop By THMC50 Master Frame 3 Data Byte

SMBus timing diagrams

Figure 2. SMBus Timing Diagram for Write Byte Format



SLIS090 - JULY 1999



PARAMETER MEASUREMENT INFORMATION

Figure 5. SMBus Timing Diagram for Recieve Byte Format



SLIS090 - JULY 1999

PRINCIPLES OF OPERATION

functional description

The THMC50 provides a remote thermal diode temperature sensor, an internal ambient temperature sensor, an analog output, and two voltage supervisors/reset generators.

Temperatures read from the remote and internal sensors are converted into an 8-bit, 2s-complement digital word with a 1°C LSB (least significant bit). The analog output is a 0-V to 2.5-V output from an 8-bit DAC that is used along with external circuitry to control the fan speed. The analog output is automatically set by the THMC50 to full on (0×FF), the FAN_OFF output floats (fan is on), and THERM is asserted low when either of two automatic trip points is exceeded for more than three monitoring cycle times. The FAN_SPD analog output will be reset to full off (0x00) whenever \overline{RST} is asserted.

The THMC50 provides a number of internal registers, as detailed in Table 1. These include:

Register:	Function:
Configuration register	Provides control and configuration, as well as initialization
Interrupt status register	Provides status of each limit or interrupt event
Interrupt status register mirror	Mirror registers can be used by second agent needing to monitor the THMC50 status.
Interrupt mask register	Allows masking of individual interrupt sources, as well as separate masking for the hardware interrupt output
Value RAM	The monitoring results and limits for temperature are all contained in the value RAM.

When the THMC50 is first started, it performs temperature conversions at a rate of 1Hz. Each measured temperature value is compared to values stored in the limit registers. When the measured value exceeds the programmed limit, the THMC50 sets a corresponding error bit in the interrupt status register. An open drain hardware interrupt line, INT, is available to generate an interrupt. INT is fully programmable with masking of each interrupt source, and with masking of the INT output.

The temperature monitoring section also has an open drain input/output, THERM. This line is asserted low internally whenever a critical temperature limit is exceeded for at least three monitoring cycles. It can also be asserted low externally. Whenever THERM is asserted low, either internally or externally, the analog output automatically goes to full scale (0xFF) and the FAN_OFF output floats (fan is on) in order to command the fan to full speed.

SMBus interface

When using the SMBus interface, a write always consists of the THMC50 SMBus interface address byte, followed by the internal address register byte, then the data byte (see Figure 2). There are two cases for a read:

- 1. If the internal address register is known to be at the desired address, simply read the THMC50 with the SMBus interface address byte, followed by the data byte read from the THMC50 (see Figure 5).
- 2. If the internal address register value is unknown, write to the THMC50 with the SMBus interface address byte, followed by the internal address register byte (see Figure 4). Next, restart the serial communication with a read consisting of the SMBus interface address byte, followed by the data byte read from the THMC50.

The default power-on SMBus address for the THMC50 is 01011XX binary, where XX reflects the state defined by the add terminal. This allows up to three THMC50 devices to be used on a single system. Table 1 shows how the state of the add terminal is used to define the THMC50 SMBus slave address.



SLIS090 - JULY 1999

PRINCIPLES OF OPERATION

Table 1. THMC50 ADD Terminal States and Resulting SMBus Slave Address

ADD TERMINAL	RESULTING THMC50 SMBUS ADDRESS
GND	0101110
No Connect	0101100
VCC	0101101

Refer to Figure 1 through Figure 5 for the SMBus timing diagrams. The THMC50 does not support the SMBSUS or SMBALERT sideband signals referenced in the SMBus specification.

THMC50 usage

The following sections describe the typical usage for the THMC50.

power-on reset

Applying power to the VCC3AUX terminal causes a reset of all of the registers to their default states. Some registers have indeterminate power-on values, such as the limit and RAM registers, and these are not shown in the table. Writing limit values into the value RAM should be the first action performed after power up. Refer to the register definition tables for default power-on values of all other registers.

If the FAN SPD/NTEST IN terminal is held high during power-on reset, the THMC50 enters the NAND tree test mode. Once the NAND tree test mode is enabled, it can only be disabled by cycling VCC3AUX power.

The FAN SPD analog output is reset to 0x00 whenever RST is asserted low. During the time RST is asserted low, a THERM assertion will still cause the FAN_SPD analog output to go to full scale (0xFF).

The THMC50 contains a bidirectional reset terminal, AUXRST, which causes an internal reset when pulled low externally. Refer to the section describing AUXRST for more detail.

soft reset

The THMC50 can be commanded to perform an internal soft reset by setting bit 4 of the configuration register (0x40). This bit automatically clears itself after being set. A soft reset performs a similar reset to the power-on reset, except that the value RAM remains unchanged. Registers that are reset by both types of reset include:

0×40 configuration register

0×41 interrupt status register

0×43 interrupt mask register

0×4C interrupt status register mirror

beginning a conversion

The THMC50 monitoring function is started by default. It is expected that the system BIOS initializes the THMC50 as quickly as possible during POST. The BIOS should then clear the $\overline{\mathsf{INT}}$ clear (bit 2) and set $\overline{\mathsf{INT}}$ enable (bit 1) in the configuration register (0×40) in order to enable THMC50 interrupts and the \overline{INT} function. The results of the sampling and conversion can be found in the value RAM and are available at any time.



SLIS090 - JULY 1999

PRINCIPLES OF OPERATION

interrupt status register/interrupt status register mirror

The THMC50 contains a pair of interrupt status registers. These registers reflect the state of all of the possible error conditions that the THMC50 monitors. When an error occurs during the conversion cycle, the corresponding bit is set in the interrupt status register and the interrupt status register mirror. Once set, the bit in the interrupt status register is cleared upon reading that register. Reading the interrupt status register does not clear the mirror register, and vice versa. If the error condition persists after being cleared, the bit is again set in both the interrupt status register and the mirror register.

analog output - FAN_SPD

The THMC50 has a single analog output, FAN_SPD/NTEST_IN, from an unsigned 8-bit DAC which produces 0 V to 2.5 V. This register is set to 0x00 on RST, which results in the minimal fan speed possible.

Note that if RST is asserted low, it is still possible for the FAN_SPD analog output to go to full scale (0xFF) if THERM is asserted.

The FAN_SPD output must be amplified with external circuitry in order to achieve an output voltage range of 0 V to 12 V and an output current of at least 250 mA in order to drive a cooling fan. Figure 6 through Figure 11 illustrate external circuits that can be used to drive a fan.




Figure 6. External Fan Drive Circuit Using 1/4 LM324 and NPN Emitter-Follower, Single Supply




Figure 7. External Fan Drive Circuit Using 1/4 LM324 and PNP Transistor, Single Supply






Figure 8. External Fan Drive Circuit Using 1/4 LM324 and P-Channel FET, Single Supply



SLIS090 - JULY 1999

PRINCIPLES OF OPERATION

analog output - FAN_SPD (continued)




Figure 9. External Fan Drive Circuit Using Discrete Components With P-Channel FET, Single Supply




Figure 10. External Fan Drive Circuit Using Discrete Components With P-Channel FET, Dual Supply




Figure 11. External Fan Drive Circuit Using Discrete Components and PNP Output Transistor, Single Supply



SLIS090 - JULY 1999

PRINCIPLES OF OPERATION

analog output - FAN_SPD (continued)

NOTE:

R5 in Figure 9 and R6 in Figure 11 are required to insure FAN_SPD/NTEST_IN is below the NTEST_IN enable threshold during power up. Without these pulldown resistors, the external fan drive circuit would cause the THMC50 to always power up in the NAND tree test mode. If an external fan drive circuit other than the ones shown above is used, insure that the FAN_SPD/NTEST_IN terminal is held below $0.3 \times VCC3AUX$ during power up to prevent the THMC50 from entering the NAND tree test mode inadvertently.

The circuits shown in Figure 6 through Figure 11 should be implemented with the following considerations:

- The output transistor or FET used must be capable of sourcing a current greater than the maximum fan current value, and it must be capable of handling the power dissipation generated by the voltage drop across the device when the fan operates at less than full speed.
- It may be necessary to add clamping diodes to protect the output transistor or FET from voltage transients caused by a sudden drop in fan speed from full scale to 0 V.
- All of the circuits shown in Figure 6 through Figure 11 deliver an output voltage swing from near 0 V to near 12 V. The exception is the circuit in Figure 6, which is only able to supply a voltage up to a V_{BE} drop down from 12 V due to the emitter-follower drive stage.
- If a different circuit is implemented, the gain of the amplifier should be around 4.8 to amplify the FAN_SPD output from 0 V-to-2.5 V to 0 V-to-12 V.
- When selecting an operational amplifier, insure that its input common mode range accounts for the range of the FAN_SPD output (0 V to 2.5 V) and that the output voltage swing of the operational amplifier is suitable.
- The operational amplifier can either be powered from 12 V alone or from a ±12 V dual supply. If the operational amplifier is powered from 12 V only, then the input common mode range of the operational amplifier should include ground to accommodate the FAN_SPD output voltage range (0 V to 2.5 V). The output voltage swing of the operational amplifier should be less than 0.6 V, if it is desired to have the fan turn off when the DAC is commanded to 0x00.
- Insure that the FAN_SPD/NTEST_IN terminal is held below 0.3 × VCC3AUX during power up to prevent the THMC50 from entering the NAND tree test mode inadvertently. A pulldown resistor, such as R5 in Figure 9 and R6 in Figure 11, may be needed for external circuits to source current into the FAN_SPD/NTEST_IN terminal to satisfy this requirement.
- Care should also be taken when using a dual supply for the operational amplifier. Clamping diodes from the output of the operational amplifier to ground should be used to prevent the base-emitter junction of the external transistor from being reversed bias if the output of the operational amplifier swings below ground.

FAN_OFF output

The open drain FAN_OFF output of the THMC50 provides a way to turn off the cooling fan regardless of the voltage on the FAN_SPD analog output terminal. Setting bit 5 in the configuration register (0x40) to a 1 causes this output to float. Setting bit 5 in the configuration register (0x40) to a 0 causes the output to sink current (go low). This output can be used in conjunction with an external FET or transistor to gate the fan on or off as shown in Figure 12.



SLIS090 - JULY 1999

PRINCIPLES OF OPERATION

FAN OFF output (continued)




Figure 12. Example for Implementing the FAN_OFF Output Signal

layout and grounding

The power supply bypass, the parallel combination of 10 μ F (electrolytic or tantalum), and 0.1 μ F (ceramic) bypass capacitors connected between terminals 5, 7, and ground should also be located as close as possible to the THMC50.

The following are general guidelines for generating the PCB layout for the THMC50:

- Place the THMC50 as close as practical to the remote diode. In a noisy environment, such as a computer motherboard, this distance can be 4 inches to 8 inches (typical) or more, as long as the worst noise sources (such as CRTs, clock generators, memory buses, and ISA/PCI buses) are avoided.
- Do not route the remote diode lines next to the deflection coils of a CRT. Also, do not route the traces across a fast memory bus, which can easily introduce 30°C error even with good filtering. Otherwise, most noise sources are fairly benign.
- Route the remote diode traces in parallel and in close proximity to each other, away from any high-voltage traces such as 12 Vdc. Leakage currents from PC board contamination must be taken into consideration, since a 20 M Ω leakage path from REMOTE_DIODE+ to ground causes about 1°C error.
- Connect guard traces to GND on either side of the remote diode traces (Figure 13). With guard traces in place, routing near high-voltage traces is not an issue.
- Route through as few vias and crossunders as possible to minimize copper/solder thermocouple effects.
- When introducing a thermocouple, insure that both remote diode traces have matching thermocouples. In general, PC board induced thermocouples are not a serious problem. A copper-solder thermocouple exhibits 3 µV/°C, and it takes about 200 µV of voltage error at the remote diode terminals to cause a 1°C measurement error. Hence, most parasitic thermocouple errors are swamped out.
- Use wide traces, as narrow ones are more inductive and tend to pick up radiated noise. The 10-mil widths and spacings recommended in Figure 13 are not absolutely necessary (as they offer only a minor improvement in leakage and noise), but usage is recommended where practical.
- Do not use copper as an EMI shield as only ferrous materials such as steel work well. Placing a copper ground plane between the remote diode traces and traces carrying high-frequency noise signals does not minimize EMI.



SLIS090 - JULY 1999

PRINCIPLES OF OPERATION

PCB layout checklist

- Place the THMC50 as close as possible to the remote diode.
- Keep the remote diode traces away from high voltages (12-V bus).
- Keep the remote diode traces away from fast data/memory buses and CRTs.
- Use recommended trace widths and spacings.
- Place a ground plane under the traces.
- Use guard traces flanking the remote diode traces and connect them to ground.
- Place the 0.1-μF VCC3AUX bypass capacitor as close to the THMC50 as possible.




Figure 13. Recommended PC Board Layout for Remote Diode Traces

use of twisted pair and shielded cables for remote thermal sensor

For remote-sensor distances longer than 8 inches or in particularly noisy environments, a twisted pair is recommended. Its practical length is 6 feet to 12 feet (typical) before noise becomes a problem, as tested in a noisy electronics laboratory. For longer distances, the best solution is a shielded twisted pair like that used for audio microphones. For example, Belden[®] #8451 works well for distances up to 100 feet in a noisy environment. Connect the twisted pair to the remote diode terminals and the shield to ground, and leave the shield's remote end unterminated. Excess capacitance at REMOTE_DIODE– limits practical remote sensor distances. For very long cable runs, the cable's parasitic capacitance often provides noise filtering; hence, the 2200-pF capacitor can often be removed or reduced in value. Cable resistance also affects remote-sensor accuracy. A 1- Ω series resistance introduces about 0.5°C error.

temperature measurement system

The remote thermal diode sensor monitors a remotely placed diode such as those found in some microprocessors. A 2N3904 transistor can also be used for remote thermal sensing. The THMC50 also has an internal thermal diode sensor which can be used to monitor the ambient temperature of the environment around the device. Figure 14 shows the block diagram of the analog front end for the THMC50 temperature-to-digital converter.

A digital 8-bit comparator is used to compare the temperature readings to the user-programmable high/low, to over-temperature limit values, and to generate interrupts accordingly.

Belden is a registered trademark of Belden Corporation.



SLIS090 - JULY 1999

PRINCIPLES OF OPERATION

temperature measurement system (continued)




Figure 14. THMC50 Temperature-to-Digital Converter Analog Front-End Block Diagram

temperature interrupts

There are two value RAM limits for the temperature reading that affect the interrupt behavior of the THMC50. They are remote thermal diode high limit and remote thermal diode low limit.


temperature interrupt operation

Exceeding any of the value RAM thermal limits results in the INT output being asserted (if the corresponding mask bits are not set) and respective status bit to be set. The INT output remains asserted until cleared by either reading the interrupt status register, or setting the INT clear (bit 2) of the configuration register. Status bits are cleared by reading the interrupt status register. The INT output can only be asserted again if the appropriate high limit is reprogrammed. If the high limit is not reprogrammed, then the INT output is asserted again once the temperature falls below the appropriate low limit. The INT output is now asserted again if the temperature again rises above the appropriate high limit or falls below the appropriate low limit. See Figure 15 for an example.



PRINCIPLES OF OPERATION

temperature interrupt operation (continued)



[†] ACPI control methods adjust temperature limit values.



THERM operation

The THERM output is used for fault tolerant fan control. It is asserted by the THMC50 whenever the remote thermal diode temperature or ambient temperature exceeds the appropriate automatic trip point for three consecutive acquisitions (see Figure 16). The remote and local thermal diode trip point values are contained in the programmable remote/local temperature automatic trip point registers (if bit 3 in the configuration register is set) or the default remote/local temperature automatic trip point (if bit 3 in the configuration register is cleared). The default trip points are hardware-set trip points that can be read from the value RAM. Programmable trip points provide for increased flexibility in the ability to tailor the thermal characteristics of the system. The programmable values can be written to, and then locked down, by writing a 1 to the *write once* bit located in the configuration register.

THERM is asserted after three consecutive acquisitions of a remote or an internal temperature that exceeds the appropriate automatic trip points (based upon bit 3 of the configuration register). When THERM is asserted by the THMC50, it remains active (with FAN_SPD = 0xFF and FAN_OFF = FLOATING) until both the local and remote temperatures fall 5°C below the appropriate automatic trip point values (based upon bit 3 of the configuration register) for three consecutive temperature acquisitions. Once THERM has been cleared, the FAN_SPD output returns to its previously programmed value and FAN_OFF returns to its previously programmed value and THERM event, the value in the analog output register (0x19) reflects the previously programmed value and not 0xFF, unless 0xFF was the previously programmed value. When THERM is asserted internally, it causes INT to be unconditionally asserted.

An external device that pulls THERM low causes the fan control to be turned to full on and corresponding status bits to be set. In addition, whenever THERM is active, the FAN_OFF bit in the configuration register is unconditionally set. Note that an INT generated by an external device pulling THERM low is maskable, but an INT generated by an internally generated THERM condition is not maskable.



SLIS090 - JULY 1999

PRINCIPLES OF OPERATION

THERM operation (continued)




Figure 16. Examples of THMC50 THERM Event Behavior

temperature data format

Temperature data can be read from the remote diode temperature register or the ambient temperature register in the value RAM (locations 0x26 and 0x27, respectively). Temperature data is represented by an 8-bit, 2s complement word with an LSB equal to 1°C as shown in Table 2.

TEMPERATURE	DIGITAL O	UTPUT
TEMPERATURE	BINARY	HEX
125°C	0111 1101	0x7D
25°C	0001 1001	0x19
1°C	0000 0001	0x01
0°C	0000 0000	0x00
−1°C	1111 1111	0xFF
–25°C	1110 0111	0xE7
–55°C	1100 1001	0xC9

Table 2. Temperature Data Format



PRINCIPLES OF OPERATION

diode fault status

The THMC50 provides for indications of a fault (open or short-circuited) with the remote thermal diode. Before a remote thermal diode conversion is updated, the status of the remote thermal diode is checked for an open-circuited or short-circuited condition. If such a fault condition occurs, a status bit is set in the status register, and an interrupt is generated (unless masked). An open or shorted condition on the remote diode causes the remote temperature value to read 0x80, does not have an effect on the FAN_SPD output, and does not cause a THERM condition.

The following table describes the THMC50 behavior under various remote diode fault conditions:

FAULT CONDITION ON Remote_Diode+ and Remote_Diode_	REMOTE TEMPERATURE (REGISTER 0x26)	THERM ACTIVATED	INT GENERATED	REMOTE DIODE DEFAULT STATUS BITS SET
Any remote diode pin open	0x80	No†	Yes‡	Yes
Short between Remote_Diode± pins	0x80	No†	Yes‡	Yes
Remote_Diode+ short to supply	0x80	No†	Yes‡	Yes
Remote_Diode+ short to GND	0x80	No [†]	Yes‡	Yes
Remote_Diode- shorted to supply	0x80	No [†]	Yes‡	Yes
Remote_Diode- shorted to GND	Normal operation	No§	No§	No

[†] THERM will not be asserted due to this fault, however, THERM could still activate due to a valid internal temperature THERM condition or if THERM is asserted externally.

[‡] INT will not be generated if the Remote diode fault is masked. A remote temperature error INT or a remote temperature error status bit will not be generated by a faulted remote diode.

\$ THERM or INT will be asserted if the temperature in 0x26 meets the criteria for a THERM or INT event and INT is not masked.

interrupt output

All interrupts are indicated in the interrupt status register and its mirror register. The INT output has an individual mask register and individual masks for each interrupt. This hardware interrupt line can also be enabled/disabled in the configuration register. When enabled, the INT line reflects all interrupt error conditions. INT can be generated from the following sources:

- **Temperature Interrupt:** An interrupt is generated if a high or a low temperature limit has been exceeded on either the local or remote thermal diode.
- **Remote Diode Fault Interrupt:** An interrupt is generated if either a short-circuit or open-circuit fault exists on the remote thermal diode inputs.

general-purpose input - GPI

The GPI logic input terminal allows the THMC50 SMBus host to read the logic state of this input terminal by reading bit 4 of the interrupt status register (0x41). The logic state of the GPI terminal reported in bit 4 of the interrupt status register (0x41) is inverted from the actual GPI logic state if bit 6 of the configuration register (0x40) is set to a 1. If bit 6 of the configuration register (0x40) is set to a 0, then bit 4 of the interrupt status register (0x41) reports the same logic state present on the GPI terminal. The GPI interrupt bit can be masked by setting bit 4 of the interrupt mask register (0x43) to 1. Note that the state of GPI is not latched into bit 4; this bit simply reflects the state or inverted state of the GPI terminal. If this bit is 1, reading this register does not clear it to 0.

interrupt clearing

Reading the interrupt status register or the interrupt status register mirror outputs the contents of the register and resets that register only. A subsequent read done before the next conversion is complete indicates a cleared register. Allow at least 1.5 seconds for all registers to be updated between reads. In summary, the interrupt status register clears upon being read, and requires at least 1.5 seconds to be updated. When the interrupt status register clears, the INT output also clears until the registers are updated by the next conversion.



SLIS090 - JULY 1999

PRINCIPLES OF OPERATION

interrupt clearing (continued)

The INT output can be cleared with the INT clear bit (bit 2 of the configuration register) without affecting the contents of the interrupt status register.

reset generators

The THMC50 contains the equivalent of two MAX811 microprocessor voltage monitors for generation of system resets. One of these functions monitors the THMC50 VCC3 terminal connected to the system's 3.3-V main power supply. The other function monitors the VCC3AUX terminal connected to the system's 3.3-V auxiliary power supply. Each function has a corresponding reset output (RST, AUXRST) that is used by the core logic for proper system hardware initialization.

When a particular power supply voltage falls below a threshold of 2.93V (max), the associated reset output is asserted low for at least 140 ms after the power supply voltage has risen above the threshold (see Figure 18 and Figure 20). The reset outputs are a logic 0 for V_{CC} (VCC3 or VCC3AUX) > 1 V.

The THMC50 includes a manual reset input, $\overline{\text{MR}}$. When asserted low (0), the $\overline{\text{RST}}$ output is asserted low. This output remains asserted as long as the $\overline{\text{MR}}$ input is asserted. Once $\overline{\text{MR}}$ is negated, this reset output continues to be asserted for 180 ms (typical) (see Figure 17). The $\overline{\text{MR}}$ input may be used by test equipment or external logic (e.g., front bezel panel reset button) to initiate a reset independent of power supply voltage status. It is recommended that a 0.1- μ F capacitor be connected between $\overline{\text{MR}}$ and ground if the terminal is connected to a long lead/cable length.


Asserting the AUXRST output causes the RST output to also be asserted regardless of the voltage level on the VCC3 terminal. This insures that the auxiliary reset output (AUXRST) is negated before the RST output is negated. Once AUXRST is negated, the RST output continues to remain asserted for 180 ms (typical) (see Figure 19).

The AUXRST terminal is bidirectional. It can be driven by an external device to force the THMC50 into a hard reset condition. Insure that other devices connected to AUXRST are not also reset, if that is an undesirable behavior. If AUXRST is only used as an output, then isolation is not necessary.

reset generators timing diagrams


Figure 17 through Figure 20 illustrate the timing relationship of the THMC50 reset generators.

- Figure 17 shows RST output behavior when the MR input is asserted low.
- Figure 18 shows RST output behavior according to the voltage seen at the VCC3 terminal.
- Figure 19 shows RST output behavior whenever an AUXRST is generated or is asserted manually.
- Figure 20 shows AUXRST output and RST output behavior according to the voltage seen at the VCC3AUX terminal.






PRINCIPLES OF OPERATION



reset generators timing diagrams (continued)

NAND tree tests - FAN_SPD/NTEST_IN and ADD/NTEST_OUT

A NAND tree is provided in the THMC50 for automated test equipment (ATE) board level connectivity testing. If a logic 1 is applied to the FAN_SPD/NTEST_IN input terminal during initial power up, the device is in the NAND tree test mode and the ADD/NTEST_OUT terminal becomes the NAND tree output. Power must be removed from the device in order to return to normal operation. To perform a NAND tree test, \overline{MR} , SDA, SCL, and GPI terminals should be initially driven low, and FAN_SPD/NTEST_IN initially driven high. Starting with \overline{MR} and ending with GPI, each input should be toggled high and left high. This results in ADD/NTEST_OUT reflecting the following pattern: $(1 \rightarrow 0 \rightarrow 1 \rightarrow 0 \rightarrow 1)$ (see Figure 21).



Allow for a typical propagation delay of 500 ns.

GPI	SCL	SDA	MR	ADD/NTEST_OUT
0	0	0	0	1
0	0	0	1	0
0	0	1	1	1
0	1	1	1	0
1	1	1	1	1

Figure 21. NAND Tree Test Equivalent Circuit



SLIS090 - JULY 1999

PRINCIPLES OF OPERATION

NAND tree tests - FAN_SPD/NTEST_IN and ADD/NTEST_OUT (continued)

NOTE:

To properly implement the NAND tree test on the PCB, no terminals listed in the tree should be connected directly to power or ground. If it is necessary to permanently connect a terminal to ground, such as an address terminal, it should be connected to ground through a low value resistor, such as 3.3 k Ω , to allow the system-level ATE to drive it high. All terminals listed in the NAND tree which need to be permanently tied high should be pulled up to the supply via a resistor to allow the ATE to drive the node low during the NAND tree test.

registers and RAM

REGISTERS AND RAM	A7 - A0 IN HEX	POWER ON VALUE OF REGISTERS: <7:0> IN BINARY
Configuration register	0x40	0010 0101
Interrupt status register	0x41	0000 0000
Interrupt mask register	0x43	0000 0000
Interrupt status register mirror	0x4C	0000 0000
Value RAM	0x13 – 0x3D, 0x43 – 0x4A	See value RAM section for complete description
Company ID	0x3E	Contains company number
Stepping	0x3F	Contains stepping number and device version

register 0x40 configuration register

BIT	NAME	R/W	DESCRIPTION
0	Start	Read/write	Setting this bit to a 1 enables start-up of the THMC50; clearing this bit to 0 places the THMC50 in standby mode.
			Caution: The INT output is not cleared if this bit was cleared after an interrupt has occurred (see INT clear bit).
			At start-up, temperature monitoring and limit checking functions begin. Note: All limit values should be programmed into the THMC50 prior to using the standard thermal interrupt mechanism based upon high and low limits. (power-up default=1)
1	INT enable	Read/write	Setting this bit to a 1 enables the \overline{INT} output. 1=enabled 0=disabled (power-up default = 0)
2	INT clear	Read/Write	This bit clears the \overline{INT} output when set (1) without affecting the contents of the interrupt status register. (power-up default = 1)
3	Programmable automatic trip point control register write once bit	Read/write once	Setting this bit to a 1 locks in the values set into the programmable remote thermal diode automatic trip point and programmable ambient temperature automatic trip point (value RAM locations 0x14 and 0x13). Furthermore when this bit is set, the values in the default remote thermal diode automatic trip point and default ambient temperature automatic trip point (value RAM locations 0x18 and 0x17) no longer have an effect on the THERM, FAN_SPD, or FAN_OFF outputs. This register is unable to be written again until AUXRST is asserted. (power-up default = 0)
4	Soft reset	Read/write	Setting this bit to a 1 restores power-up default values to the configuration register, interrupt status register, interrupt status register mirror, and interrupt mask register. This bit automatically clears itself since the power-on default is zero.
5	FAN_OFF	Read/write	Setting this bit to a 1 causes the FAN_OFF terminal to be floated. Clearing this bit to 0 causes the FAN_OFF terminal to be driven low which requests that the fan be turned off. This bit is unconditionally set if the THERM terminal is ever asserted. Reading this bit reflects the state of the FAN_OFF output buffer. Due to the open drain nature of this terminal, the value read does not represent the actual state of the external net connected to it. (power-up default =1)
6	GPI invert	Read/write	Setting this bit to a 1 inverts the GPI input for the purpose of level detection and interrupt generation. Clearing this bit to 0 leaves the GPI input unmodified. (power-up default=0)
7	Reserved	Read/write	Reserved (default = 0)



PRINCIPLES OF OPERATION

register 0x41 interrupt status register

power-on default <7:0> = 00h

BIT	NAME	READ/WRITE	DESCRIPTION			
0	Ambient temperature error	Read only	A 1 indicates one of the ambient temperature limits has been exceeded.			
1	Reserved	Read only	Undefined (reserved for remote thermal diode 2 temperature error)			
2	Reserved	Read only	Undefined (reserved for remote thermal diode 2 fault)			
3	Reserved	Read only	Undefined			
4	GPI input	Read only	A 1 indicates that the GPI terminal is asserted. The polarity of the GPI terminal is determined by GPI invert (bit 6) in the configuration register. For example, if GPI invert is cleared, then this bit is 1 when the GPI terminal is high (1); this bit is 0 when the GPI terminal is low (0). If GPI invert is set, then this bit is 1 when the GPI terminal is low (0); this bit is 0 when the GPI terminal is high (1). Note: The state of GPI is not latched; this bit simply reflects the state or inverted state of the GPI terminal. If this bit is 1, reading this register does not clear it to 0.			
5	Remote temperature error	Read only	A 1 indicates one of the remote thermal diode limits has been exceeded.			
6	THERM input	Read only	A 1 indicates that the thermal overload (THERM) line has been asserted externally.			
7	Remote diode fault	Read only	A 1 indicates either a short or open circuited fault on the remote thermal diode inputs.			

NOTE: An error that causes continuous interrupts to be generated may be masked in its respective mask register, until the error can be alleviated.

register 0x43 interrupt mask register

power-on default <7:0> = 00h

BIT	NAME	READ/WRITE	DESCRIPTION		
0	Ambient temperature error	Read/write	A 1 disables the corresponding interrupt status bit for the INT output.		
1	Reserved	Read only	Undefined (reserved for remote thermal diode 2 temperature error)		
2	Reserved	Read only	Undefined (reserved for remote thermal diode 2 fault)		
3	Reserved	Read only	Undefined		
4	GPI input	Read/write	A 1 disables the corresponding interrupt status bit for the INT output.		
5	Remote temperature error	Read/write	A 1 disables the corresponding interrupt status bit for the INT output.		
6	THERM input	Read/write	A 1 disables the corresponding interrupt status bit for the INT output.		
7	Remote diode fault	Read/write	A 1 disables the corresponding interrupt status bit for the INT output.		



PRINCIPLES OF OPERATION

register 0x4C interrupt status register 1 mirror

power-on default <7:0> = 00h

BIT	NAME	READ/WRITE	DESCRIPTION			
0	Ambient temperature error	Read only	A 1 indicates one of the ambient temperature limits has been exceeded.			
1	Reserved	Read only	Undefined (reserved for remote thermal diode 2 temperature error)			
2	Reserved	Read only	Jndefined (reserved for remote thermal diode 2 fault)			
3	Reserved	Read only	Undefined			
4	GPI input	Read only	A 1 indicates that the GPI terminal is asserted. The polarity of the GPI terminal is determined by GPI invert (bit 6) in the configuration register. For example, if GPI invert is cleared, then this bit is 1 when the GPI terminal is high (1); this bit is 0 when the GPI terminal is low (0). If GPI invert is set, then this bit is 1 when the GPI terminal is low (0); this bit is 0 when the GPI terminal is high (1). Note: The state of GPI is not latched; this bit simply reflects the state or inverted state of the GPI terminal. If this bit is 1, reading this register does not clear it to 0.			
5	Remote temperature error	Read only	A 1 indicates one of the remote thermal diode limits has been exceeded.			
6	THERM input	Read only	A 1 indicates that the thermal overload (THERM) line has been asserted externally.			
7	Remote diode fault	Read only	A 1 indicates either a short or open circuited fault on the remote thermal diode inp			

register 0x13 - 0x4A value RAM

power-on default are undefined unless stated otherwise

ADDRESS	READ/WRITE	DESCRIPTION		
0x13	Read/write	Programmable ambient temperature automatic trip point ≥ default 70°C. This register can only be written if the write-once bit in the configuration register (0x40, bit 3) has not been set.		
Ű		Programmable remote thermal diode automatic trip point ≥ default 100°C. This register can only be written if the write-once bit in the configuration register (0x40, bit 3) has not been set.		
0x15	Read/write	Manufacturer's test register		
0x17	Read only	Default ambient temperature automatic trip point $\ge 70^{\circ}$ C		
0x18	Read only	Default remote thermal diode automatic trip point $\geq 100^{\circ}$ C		
0x19	Read/write	Analog output (defaults to 0x00)		
0x20	N/A	Reserved (for future second remote thermal diode temperature)		
0x26	Read only	Remote thermal diode temperature		
0x27	Read only	Ambient temperature		
0x2B	N/A	Reserved (for future second remote thermal diode high limit)		
0x2C	N/A	Reserved (for future second remote thermal diode low limit)		
0x37	Read/write	Remote thermal diode high limit		
0x38	Read/write	Remote thermal diode low limit		
0x39	Read/write	Ambient temperature high limit		
0x3A	Read/write	Ambient temperature low limit		
0x3E	Read only	Company ID number (0x49)		
0x3F	Read only	Stepping ID number and THMC50 version number		
0x44	Read/write	For manufacturer's test use (reads or writes have unpredictable results)		
0x47	Read/write	For manufacturer's test use (reads or writes have unpredictable results)		
0x4A	Read/write	For manufacturer's test use (reads or writes have unpredictable results)		

NOTE: All unspecified locations are considered as reserved and should not be accessed. Unpredictable results may occur.



SLIS090 - JULY 1999

PRINCIPLES OF OPERATION

manufacturer's test register - address 0x15

This register should only be used by Texas Instruments for testing. Reading or writing to this register during normal use leads to erroneous events or measurements.

analog output - address 0x19

This register latches an 8-bit value into an R-2R D/A to provide a range of 0 V–2.5 V, accuracy can be ±5% or more.

company ID - address 0x3E

This location contains the company identification number for TI - 0x49. This register is read only.

stepping - address 0x3F


This location contains the stepping number of the part in the lower four bits of the register [3:0]. The upper four bits reflect the THMC50 version number [7:4]. The first version is 1100. The next version of the THMC50 would be 1101, etc. For example, if the stepping were A0 and this part is a THMC50-1, then this register would read 1100 0000. This register is read only.



SLIS090 - JULY 1999

TYPICAL CHARACTERISTICS

ESD protection structures (example method to be used as reference only)



NOTE:

Diodes are forward biased when the forward voltage exceeds 50 mV.

TERMINAL NAME	D1	D2	D3
FAN_OFF		Х	Х
MR		Х	Х
AUXRST		Х	Х
VCC3			Х
RST		Х	Х
FAN_SPD/NTEST_IN			Х
SDA		Х	Х
SCL			Х
INT	Х	Х	Х
ADD/NTEST_OUT	Х	Х	Х
GPI			Х
THERM		Х	Х
REMOTE_DIODE+			Х
REMOTE_DIODE-			Х

X - Diode exists



SLIS090 - JULY 1999





Figure 22. Interrupt Structure



SLIS090 - JULY 1999



TYPICAL CHARACTERISTICS

Figure 23. Typical Application Schematic





SLIS090 - JULY 1999

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE







- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 - D. Falls within JEDEC MO-137



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated