

# Very Low Power/Voltage CMOS SRAM 128K X 16 bit

### BS616LV2019

#### **■ FEATURES**

- Vcc operation voltage range : 2.7V ~ 3.6V
- Very low power consumption

Vcc = 3.0V C-grade: 23mA (@55ns) operating current I -grade: 25mA (@55ns) operating current C-grade: 15mA (@70ns) operating current I -grade: 16mA (@70ns) operating current 0.3uA(Typ.) CMOS standby current

- · High speed access time :
  - -55 55ns -70 70ns
- · Automatic power down when chip is deselected
- Three state outputs and TTL compatible
- · Fully static operation
- Data retention supply voltage as low as 1.5V

- Easy expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  options
- I/O Configuration x8/x16 selectable by LB and UB pin

### **■ DESCRIPTION**

The BS616LV2019 is a high performance , very low power CMOS Static Random Access Memory organized as 131,072 words by 16 bits and operates from a range of 2.7V to 3.6V supply voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.3uA at 3.0V/25°C and maximum access time of 55ns at 2.7V/85°C. Easy memory expansion is provided by active LOW chip enable  $\overline{(CE)}$ , active LOW output enable  $\overline{(OE)}$  and three-state output drivers.


The BS616LV2019 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The BS616LV2019 is available in DICE form, JEDEC standard 48-pin TSOP Type I package and 48-ball BGA package.


#### **■ PRODUCT FAMILY**

			SPEED	POWER DI	SSIPATION				
PRODUCT FAMILY	OPERATING TEMPERATURE	Vcc	(ns)	STANDBY (ICCSB1, Max)	Operating (ICC, Max) Vcc=3.0V 70ns				PKG TYPE
FAMILY	IEWPERATURE	RANGE	55ns: 2.7~3.6V	\/cc=3.0\/					
			70ns: 2.7~3.6V						
BS616LV2019DC							DICE		
BS616LV2019TC	+0°C to +70°C	2.7V ~3.6V	55/70	3.0uA	23mA	15mA	TSOP1-48		
BS616LV2019AC							BGA-48-0608		
BS616LV2019DI							DICE		
BS616LV2019TI	-40 °C to +85 °C	2.7V ~ 3.6V	55/70	5.0uA	25mA	16mA	TSOP1-48		
BS616LV2019AI							BGA-48-0608		

### **■ PIN CONFIGURATIONS**



### **■ BLOCK DIAGRAM**



Brilliance Semiconductor, Inc. reserves the right to modify document contents without notice.



### **■ PIN DESCRIPTIONS**

Name	Function
A0-A16 Address Input	These 17 address inputs select one of the 131,072 x 16-bit words in the RAM.
CE Chip Enable 1 Input CE2 Chip Enable 2 Input	CE is active LOW and CE2 is active HIGH. Both chip enables must be active when data read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected. (48B BGA ignore CE2 pin)
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when $\overline{WE}$ is HIGH and $\overline{OE}$ is LOW, output data will be present on the DQ pins; when $\overline{WE}$ is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when $\overline{OE}$ is inactive.
LB and UB Data Byte Control Input	Lower byte and upper byte data input/output control pins.
DQ0 - DQ15 Data Input/Output Ports	These 16 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power Supply
Gnd	Ground

### **■ TRUTH TABLE**

MODE	CE	CE2 (1)	WE	ŌE	LB	ŪB	D0~D7	D8~D15	Vcc CURRENT
Not selected	Н	Х	Χ	Х	X	Х	High Z	High Z	I <sub>CCSB</sub> , I <sub>CCSB1</sub>
(Power Down)	Х	L	Х	Х	X	X	High Z	High Z	I <sub>CCSB</sub> , I <sub>CCSB1</sub>
(I OWEI DOWII)	Х	Х	Х	Х	Н	Н	High Z	High Z	I <sub>CCSB</sub> , I <sub>CCSB1</sub>
Output Disabled	L	Н	Н	Н	X	Х	High Z	High Z	Icc
					L	L	Dout	Dout	Icc
Read	L	Н	Н	L	Н	L	High Z	Dout	Icc
					L	Н	Dout	High Z	Icc
					L	L	Din	Din	Icc
Write	L	Н	L	X	Н	L	X	Din	Icc
					L	Н	Din	Χ	Icc

<sup>1. 48</sup>B BGA ignore CE2 condition.



### BS616LV2019

### ■ ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	PARAMETER	RATING	UNITS
V TERM	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
V cc	Power Supply	-0.5 to Vcc+0.5	V
T BIAS	Temperature Under Bias	-40 to +85	°C
T stg	Storage Temperature	-60 to +150	°C
Рт	Power Dissipation	1.0	W
I OUT	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **■ OPERATING RANGE**

RANGE	AMBIENT TEMPERATURE	Vcc
Commercial	0 ° C to +70 ° C	2.7V ~ 3.6V
Industrial	-40 ° C to +85 ° C	2.7V ~ 3.6V

### ■ CAPACITANCE (1) (TA = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	VIN=0V	6	pF
CDQ	Input/Output Capacitance	VI/O=0V	8	pF

<sup>1.</sup> This parameter is guaranteed and not 100% tested.

5.IccsB1\_Max. is 3.0uA at Vcc=3.0V and TA=70°C.

### ■ DC ELECTRICAL CHARACTERISTICS (TA = -40 to +85°C)

PARAMETER NAME	PARAMETER	TEST CONDITI	ONS		MIN.	<b>TYP.</b> (1)	MAX.	UNITS
VIL	Guaranteed Input Low Voltage <sup>(2)</sup>		Vcc =	Vcc =3.0V			0.8	V
ViH	Guaranteed Input High Voltage <sup>(2)</sup>		Vcc =	=3.0V	2.0		Vcc+0.3	٧
lıL	Input Leakage Current	Vcc = Max, V <sub>IN</sub> = 0V to Vcc					1	uA
llo	Output Leakage Current	Vcc = Max, $\overline{\text{CE}}$ = V <sub>IH</sub> or CE2 <sup>(4)</sup> = V <sub>IL</sub> or $\overline{\text{OE}}$ = V <sub>IH</sub> , V <sub>IO</sub> = 0V to Vcc					1	uA
Vol	Output Low Voltage	Vcc = Max, IoL = 2.0mA	Vcc =3.0V				0.4	V
Vон	Output High Voltage	Vcc = Min, I <sub>OH</sub> = -1.0mA	Vcc =	=3.0V	2.4			V
Icc <sup>(6)</sup>	Operating Power Supply	<u>CE</u> = V <sub>IL</sub> , CE2 <sup>(4)</sup> = V <sub>IH</sub>	3.0 V	70ns			16	mA
100	Current	$I_{DQ} = 0mA, F = Fmax^{(3)}$	3.0 V	55ns			25	ША
Iccsb	Standby Current-TTL	CE=V <sub>IH</sub> or CE2 <sup>(4)</sup> =V <sub>IL</sub> I <sub>DO</sub> = 0mA	Vcc =3.0V				0.5	mA
ICCSB1 <sup>(5)</sup>	Standby Current-CMOS	$\overline{\text{CE}}$ $\cup$ Vcc-0.2V or CE2 <sup>(4)</sup> $\square$ 0.2V, V <sub>IN</sub> $\square$ Vcc-0.2V or V <sub>IN</sub> $\square$ 0.2V	Vcc =	=3.0V		0.3	5.0	uA

- 1. Typical characteristics are at TA = 25°C.
- 2. These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.
- 3. Fmax =  $1/t_{RC}$ . 4. 48B BGA ignore CE2 condition.
- 6. Icc\_Max. is 23mA(@55ns)/15mA(@70ns) at Vcc=3.0V/0~70°C.


### ■ DATA RETENTION CHARACTERISTICS (TA = -40 to + 85°C)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	<b>TYP.</b> (1)	MAX.	UNITS
$V_{DR}$	Vcc for Data Retention	$\overline{\text{CE}}$ $\square$ Vcc - 0.2V or CE2 $\square$ 0.2V <sup>(3)</sup> , V <sub>IN</sub> $\square$ Vcc - 0.2V or V <sub>IN</sub> $\square$ 0.2V	1.5	1	ı	٧
I <sub>CCDR</sub> <sup>(4)</sup>	Data Retention Current	$\overline{\text{CE}}$ Ucc - 0.2V or CE2 $\Box$ 0.2V <sup>(3)</sup> , Vin $\Box$ Vcc - 0.2V or Vin $\Box$ 0.2V		0.1	1.0	uA
t <sub>cor</sub>	Chip Deselect to Data Retention Time	See Retention Waveform	0			ns
t <sub>R</sub>	Operation Recovery Time	Coo recention wavelenn	T <sub>RC</sub> (2)			ns

- **1**. Vcc = 1.5V, T<sub>A</sub> = + 25°C
- 3. 48B BGA ignore CE2 condition.
- **2**.  $t_{RC}$  = Read Cycle Time
- 4. Iccdr is 0.7uA at Ta=70°C.



### ■ LOW V<sub>CC</sub> DATA RETENTION WAVEFORM ( CE Controlled )



#### **■AC TEST CONDITIONS**

(Test Load and Input/Output Reference)

Input Pulse Levels	Vcc / 0V
Input Rise and Fall Times	1V/ns
Input and Output Timing Reference Level	0.5Vcc
Output Load	$C_L$ = 100pF+1TTL $C_L$ = 30pF+1TTL

### **■ KEY TO SWITCHING WAVEFORMS**

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
XXX	DON'T CARE: ANY CHANGE PERMITTED	CHANGE : STATE UNKNOWN
$\longrightarrow$	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF"STATE

## ■ AC ELECTRICAL CHARACTERISTICS (TA = -40 to + 85°C) READ CYCLE (48B BGA ignore CE2 condition)


JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION		(Vo	E TIME cc = 2.7~3 TYP.	.6V)	(Vc	E TIME c = 2.7~3. TYP.	6V)	UNIT
t <sub>avax</sub>	t <sub>rc</sub>	Read Cycle Time		55	-	-	70			ns
t <sub>AVQV</sub>	t <sub>AA</sub>	Address Access Time		-		55			70	ns
t <sub>ELQV</sub>	<b>t</b> ACS1,2	Chip Select Access Time	$(\overline{\text{CE}},\text{CE2})$			55			70	ns
t <sub>BA</sub>	<b>t</b> <sub>BA</sub> (1)	Data Byte Control Access Time	$(\overline{LB},\overline{UB})$			30			35	ns
t <sub>GLQV</sub>	t <sub>oe</sub>	Output Enable to Output Valid				30			35	ns
t <sub>E1LQX</sub>	t <sub>cLZ</sub>	Chip Select to Output Low Z	(CE,CE2)	10	-	-	10			ns
t <sub>BE</sub>	t <sub>BE</sub>	Data Byte Control to Output Low Z	$(\overline{LB},\overline{UB})$	10			10			ns
t <sub>GLQX</sub>	t <sub>oLZ</sub>	Output Enable to Output in Low Z		5			5			ns
t <sub>EHQZ</sub>	t <sub>chz</sub>	Chip Deselect to Output in High Z	(CE,CE2)			30			35	ns
t <sub>BDO</sub>	t <sub>BDO</sub>	Data Byte Control to Output High Z	$(\overline{LB},\overline{UB})$			30			35	ns
t <sub>GHQZ</sub>	t <sub>onz</sub>	Output Disable to Output in High Z		1		25			30	ns
t <sub>axox</sub>	t <sub>oн</sub>	Data Hold from Address Change		10	-		10			ns

NOTE:

<sup>1.</sup> tba is 30ns/35ns (@speed=55ns/70ns) with address toggle.; tba is 55ns/70ns (@speed=55ns/70ns) without address toggle.



### ■ SWITCHING WAVEFORMS (READ CYCLE)



### NOTES:

- WE is high in read Cycle.
   Device is continuously selected when CE = VIL and CE2 = VIH.
- 3. Address valid prior to or coincident with  $\overline{\text{CE}}$  transition low.
- $4.\overline{OE} = V_{IL}$ .
- 5. The parameter is guaranteed but not 100% tested.
- 6. 48B BGA ignore this parameters related to CE2 .




## ■ AC ELECTRICAL CHARACTERISTICS (TA = -40 to + 85°C) WRITE CYCLE (48B BGA ignore CE2 condition)

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION		E TIME c = 2.7~3 TYP.	.6V)	(Vcc	: 70ns 6V) MAX.	UNIT	
<b>t</b> <sub>AVAX</sub>	t <sub>wc</sub>	Write Cycle Time	55			70			ns
<b>t</b> <sub>E1LWH</sub>	t <sub>cw</sub>	Chip Select to End of Write (CE,CE2)	55		-	70	-	-	ns
<b>t</b> <sub>AVWL</sub>	t <sub>as</sub>	Address Setup Time	0			0			ns
<b>t</b> <sub>avwh</sub>	t <sub>aw</sub>	Address Valid to End of Write	55	-		70	-	-	ns
<b>t</b> <sub>wLWH</sub>	t <sub>wP</sub>	Write Pulse Width	30			35			ns
<b>t</b> <sub>whax</sub>	t <sub>wr</sub>	Write recovery Time (CE,CE2,WE)	0	-		0	-	-	ns
<b>t</b> <sub>вw</sub>	<b>t</b> <sub>BW</sub> <sup>(1)</sup>	Date Byte Control to End of Write $(\overline{LB}, \overline{UB})$	25			30			ns
<b>t</b> <sub>wLQZ</sub>	t <sub>wHZ</sub>	Write to Output in High Z			25			30	ns
<b>t</b> <sub>DVWH</sub>	t <sub>□w</sub>	Data to Write Time Overlap	25			30			ns
$\mathbf{t}_{whdx}$	t <sub>□H</sub>	Data Hold from Write Time	0			0			ns
<b>t</b> <sub>GHQZ</sub>	t <sub>onz</sub>	Output Disable to Output in High Z	-		25	-		30	ns
<b>t</b> <sub>whox</sub>	t <sub>ow</sub>	End of Write to Output Active	5			5			ns

NOTE


### ■ SWITCHING WAVEFORMS (WRITE CYCLE)



<sup>1.</sup> t<sub>BW</sub> is 25ns/30ns (@speed=55ns/70ns) with address toggle.; t<sub>BW</sub> is 55ns/70ns (@speed=55ns/70ns) without address toggle.



### WRITE CYCLE2 (1,6)




#### NOTES:

- 1.  $\overline{\text{WE}}$  must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of CE2, CE and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. Two is measured from the earlier of CE2 going low, or  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  going high at the end of write cycle.
- During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the CE2 high transition or CE low transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
- 6.  $\overline{OE}$  is continuously low ( $\overline{OE} = V_{IL}$ ).
- 7. Dout is the same phase of write data of this write cycle.
- 8. Dout is the read data of next address.
- If CE2 is high or CE is low during this period, DQ pins are in the output state. Then the data input signals of
  opposite phase to the outputs must not be applied to them.
- 10. The parameter is guaranteed but not 100% tested.
- 11. Tcw is measured from the later of CE2 going high or  $\overline{\text{CE}}$  going low to the end of write.
- 12. 48B BGA ignore this parameters related to CE2 .





#### **■ ORDERING INFORMATION**



BSI (Brilliance Semiconductor Inc.) assumes no responsibility for the application or use of any product or circuit described herein. BSI does not authorize its products for use as critical components in any application in which the failure of the BSI product may be expected to result in significant injury or death, including life-support systems and critical medical instruments

### **■ PACKAGE DIMENSIONS**






48 mini-BGA (6 x 8)

NOTES:


- 1: CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
- 2: PIN#1 DOT MARKING BY LASER OR PAD PRINT. 3: SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.

BALL PITCH e = 0.75					
D	Е	N	D1	E1	
8.0	6.0	48	5.25	3.75	





### ■ PACKAGE DIMENSIONS



TSOP1-48PIN





### **REVISION HISTORY**

Revision	Description	Date	Note
1.1	Initial release	Jan., 05, 2004	
1.2	Change Vcc_min from 2.4V to 2.7V	May, 03, 2004	

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from:

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com