



2.7-V TO 5.5-V LOW-POWER DUAL 10-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN

FEATURES

- Dual 10-Bit Voltage Output DAC
- Programmable Internal Reference
- Programmable Settling Time:
 - 0.8 µs in Fast Mode
 - 2.8 µs in Slow Mode
- Compatible With TMS320 and SPI™ Serial Ports
- Differential Nonlinearity <0.1 LSB Typ
- Monotonic Over Temperature

APPLICATIONS

- Digital Servo Control Loops
- Digital Offset and Gain Adjustment
- Industrial Process Control
- Machine and Motion Control Devices
- Mass Storage Devices

DESCRIPTION

The TLV5637 is a dual 10-bit voltage output DAC with a flexible 3-wire serial interface. The serial interface allows glueless interface to TMS320 and SPITM, QSPITM, and MicrowireTM serial ports. It is programmed with a 16-bit serial string containing 2 control and 10 data bits.

The resistor string output voltage is buffered by a x2 gain rail-to-rail output buffer. The buffer features a Class AB output stage to improve stability and reduce settling time. The programmable settling time of the DAC allows the designer to optimize speed versus power dissipation. With its on-chip programmable precision voltage reference, the TLV5637 simplifies overall system design.

Because of its ability to source up to 1 mA, the reference can also be used as a system reference. Implemented with a CMOS process, the device is designed for single supply operation from 2.7 V to 5.5 V. It is available in an 8-pin SOIC package to reduce board space in standard commercial and industrial temperature ranges.



AVAILABLE OPTIONS

т	PACKAGE
T _A	SOIC (D)
0°C to 70°C	TLV5637CD
40°C to 85°C	TLV5637ID



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI, QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor Corporation.

TLV5637



SLAS224B-JUNE 1999-REVISED JANUARY 2004



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

FUNCTIONAL BLOCK DIAGRAM



Terminal Functions

TERMINAL			DESCRIPTION
NAME	NO.	1/0/P	DESCRIPTION
AGND	5	Р	Ground
<u>CS</u>	3	I	Chip select. Digital input active low, used to enable/disable inputs
DIN	1	I	Digital serial data input
OUTA	4	I	DAC A analog voltage output
OUTB	7	0	DAC B analog voltage output
REF	6	I/O	Analog reference voltage input/output
SCLK	2	I	Digital serial clock input
V _{DD}	8	Р	Positive power supply

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		UNIT
Supply voltage (V _{DD} to AGND)		7 V
Reference input voltage range		- 0.3 V to V _{DD} + 0.3 V
Digital input voltage range		- 0.3 V to V _{DD} + 0.3 V
Operating free-air temperature range, T _A	TLV5637C	0°C to 70°C
	TLV5637I	-40°C to 85°C
Storage temperature range, T _{stg}		-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from	case for 10 seconds	260°C

(1) Stresses beyond those listed under, absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under, recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT	
	$V_{DD} = 5 V$	4.5	5	5.5	V	
Supply voltage, v _{DD}	$V_{DD} = 3 V$	2.7	3	3.3	V	
Power on threshold voltage, POR		0.55		2	V	
High-level digital input voltage, V _{IH}	DV _{DD} = 2.7 V	2			V	
	DV _{DD} = 5.5 V	2.4			v	
l ow-level digital input voltage. V.	DV _{DD} = 2.7 V			0.6		
Low-level digital input voltage, v _{IL}	DV _{DD} = 5.5 V			1	v	
Reference voltage, V _{ref} to REF terminal	$V_{DD} = 5 V (see^{(1)})$	AGND	2.048	V _{DD} -1.5	V	
Reference voltage, V _{ref} to REF terminal	$V_{DD} = 3 V (see^{(1)})$	AGND	1.024	V _{DD} -1.5	V	
Load resistance, R _L		2			kΩ	
Load capacitance, C _L				100	pF	
Clock frequency, f _{CLK}				20	MHz	
Operating free air temperature. T	TLV5637C	0		70	°C	
Operating nee-an temperature, T _A	TLV5637I	40		85	-0	

(1) Due to the x2 output buffer, a reference input voltage \ge (V_{DD} - 0.4 V)/2 causes clipping of the transfer function. The output buffer of the internal reference must be disabled, if an external reference is used.

ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

POWER	SUPPLY							
PARAMETER		TEST COM	TEST CONDITIONS			TYP	MAX	UNIT
				Fast		4.2	7	mA
			$v_{DD} = 5 v$, int. ref.	Slow		2	3.6	mA
	Power supply current No load, All inputs = AGND or $V_{DD} = 3 V$, Int. ref.	Fast		3.7	6.3	mA		
		No load, All inputs = AGND or V _{DD} , DAC latch = 0x800	$v_{DD} = 3 v$, int. ref.	Slow		1.7	3.0	mA
DD			V = 5 V = 5 rot	Fast		3.8	6.3	mA
			$v_{DD} = 5 v, Ext.$ ref.	Slow		1.7	3.0	mA
			$V_{-2} V_{-2}$	Fast		3.4	5.7	mA
			$v_{DD} = 3 v, Ext.$ ref.	Slow		1.4	2.6	mA
	Power-down supply current					0.01	10	μA
	Dower oursely rejection ratio	Zero scale, See (1)				65		٩D
FORK	Power supply rejection ratio	Full scale, See (2)				65		uВ

Power supply rejection ratio at zero scale is measured by varying V_{DD} and is given by: PSRR = 20 log [($E_{ZS}(V_{DD}max)$ -(1) E_{ZS}(V_{DD}min))/V_{DD}max]

Power supply rejection ratio at full scale is measured by varying V_{DD} and is given by: PSRR = 20 log [(E_G(V_{DD}max) -(2)E_G(V_{DD}min))/V_{DD}max]

STATIC DAC SPECIFICATIONS						
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Resolution		10			bits
INL	Integral nonlinearity, end point adjusted	See ⁽¹⁾		±0.4	±1	LSB
DNL	Differential nonlinearity	See ⁽²⁾		±0.1	±0.5	LSB
E _{ZS}	Zero-scale error (offset error at zero scale)	See ⁽³⁾			±24	mV
E _{ZS} TC	Zero-scale-error temperature coefficient	See ⁽⁴⁾		10		ppm/°C
E _G	Gain error	See ⁽⁵⁾			±0.6	% full scale V
E _G T _C	Gain error temperature coefficient	See ⁽⁶⁾		10		ppm/°C
OUTPL	IT SPECIFICATIONS					
Vo	Output voltage	$R_L = 10 \text{ k}\Omega$	0		V _{DD} - 0.4	V
	Output load regulation accuracy	V_{0} = 4.096 V, 2.048 V, R _L = 2 k Ω			±0.25	% full scale V

The relative accuracy or integral nonlinearity (INL) sometimes referred to as linearity error, is the maximum deviation of the output from (1) the line between zero and full scale excluding the effects of zero code and full-scale errors. Tested from code 32 to 4095.

The differential nonlinearity (DNL) sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB (2) amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.

Zero-scale error is the deviation from zero voltage output when the digital input code is zero. (3)

(4)

Zero-scale-error temperature coefficient is given by: $E_{ZS} TC = [E_{ZS} (T_{max}) - E_{ZS} (T_{min})]/V_{ref} \times 10^6/(T_{max} - T_{min})$. Gain error is the deviation from the ideal output ($2V_{ref} - 1 LSB$) with an output load of 10 k excluding the effects of the zero-error. Gain temperature coefficient is given by: $E_G TC = [E_G(T_{max}) - E_G (T_{min})]/V_{ref} \times 10^6/(T_{max} - T_{min})$. (5)

(6)

ELECTRICAL CHARACTERISTICS (CONTINUED)

over recommended operating conditions (unless otherwise noted)

REFERENCE PIN CONFIGURED AS OUTPUT (REF)											
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT					
V _{ref(OUTL)}	Low reference voltage		1.003	1.024	1.045	V					
V _{ref(OUTH)}	High reference voltage	V _{DD} > 4.75 V	2.027	2.048	2.069	V					
I _{ref(source)}	Output source current				1	mA					
I _{ref(sink)}	Output sink current		1			mA					
	Load capacitance				100	pF					
PSRR	Power supply rejection ratio			65		dB					

REF	ERENCE PIN CONFIGURED AS INPUT (REF)					
	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
VI	Input voltage			0		$V_{DD-1.5}$	V
RI	Input resistance				10		MΩ
CI	Input capacitance				5		pF
	Potoronae input bandwidth	REE _ 0.2.V _ 1.024.V do	Fast		1.3		MHz
	Reference input bandwidth	$REF = 0.2 V_{pp} + 1.024 V dC$	Slow		525		kHz
	Reference feedthrough	REF = 1 V_{pp} at 1 kHz + 1.024 V dc, See ⁽¹⁾			80		dB

(1) Reference feedthrough is measured at the DAC output with an input code = 0x000.

DIGIT	AL INPUTS					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{IH}	High-level digital input current	$V_{I} = V_{DD}$			1	μA
I _{IL}	Low-level digital input current	$V_{I} = 0 V$	1			μA
C _i	Input capacitance			8		pF

ELECTRICAL CHARACTAERISTICS (CONTINUED)

over recommended operating conditions (unless otherwise noted)

ANALC	ANALOG OUTPUT DYNAMIC PERFORMANCE									
PARA	METER	TEST CONDITIONS			MIN	TYP	MAX	UNIT		
+	Output aattling time, full coole	$R = 10 k_0 C = 100 pE$	Sec. (1)	Fast		0.8	2.4	110		
^L s(FS)	Output setting time, full scale	$R_{L} = 10 \text{ Ksz}, C_{L} = 100 \text{ pr},$	See	Slow		2.8	5.5	μs		
	Output aattling time, and to add	$R = 10 k_0 C = 100 pE$	See ⁽²⁾	Fast		0.4	1.2	110		
^L s(CC)	Output setting time, code to code	$ \mathbf{R}_{L} = 10 \text{ ksz}, \mathbf{C}_{L} = 100 \text{ pr},$		Slow		0.8	1.6	μs		
e D	Slow rate	$B = 10 k_0 C = 100 pE$	0 (3)	Fast		12				
SK	Slew fale	$R_{L} = 10 \text{ Ksz}, C_{L} = 100 \text{ pr},$	See	Slow		1.8		v/µs		
	Glitch energy	DIN = 0 to 1, f _{CLK} = 100 kHz,	$\overline{\text{CS}} = \text{V}_{\text{DD}}$			5		nV-S		
SNR	Signal-to-noise ratio				53	56				
S/(N+ D)	Signal-to-noise + distortion	∫ f _s = 480 kSPS, f _{out} = 1 kHz, R _L :	f _s = 480 kSPS, f _{out} = 1 kHz, R _L = 10 kΩ, C _L = 100 pF		50	54		dB		
THD	Total harmonic distortion					61	50			
SFDR	Spurious free dynamic range				51	62				

(1) Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of 0x020 to 0xFDF or 0xFDF to 0x020 respectively. Not tested, assured by design.

(2) Settling time is the time for the output signal to remain within ± 0.5 LSB of the final measured value for a digital input code change of one count. Not tested, assured by design.

(3) Slew rate determines the time it takes for a change of the DAC output from 10% to 90% full-scale voltage.

DIGITAL INPUT TIMING REQUIREMENTS

		MIN	NOM	MAX	UNIT
t _{su(CS-CK)}	Setup time, CS low before first negative SCLK edge	10			ns
t _{su(C16-CS)}	Setup time, 16 th negative SCLK edge (when D0 is sampled) before $\overline{\text{CS}}$ rising edge	10			ns
t _{wH}	SCLK pulse width high	25			ns
t _{wL}	SCLK pulse width low	25			ns
t _{su(D)}	Setup time, data ready before SCLK falling edge	10			ns
t _{h(D)}	Hold time, data held valid after SCLK falling edge	5			ns

PARAMETER MEASUREMENT INFORMATION





TYPICAL CHARACTERISTICS

IEXAS TRUMENTS www.ti.com





TYPICAL CHARACTERISTICS (continued)









Figure 10.



Figure 11.



TYPICAL CHARACTERISTICS (continued)



Figure 12.

APPLICATION INFORMATION

GENERAL FUNCTION

The TLV5637 is a dual 10-bit, single supply DAC, based on a resistor string architecture. It consists of a serial interface, a speed and power-down control logic, a programmable internal reference, a resistor string, and a rail-to-rail output buffer.

The output voltage (full scale determined by reference) is given by:

$$2 \text{ REF } \frac{\text{CODE}}{0x1000} \text{ [V]}$$

Where REF is the reference voltage and CODE is the digital input value in the range 0x000 to 0xFFF. Because it is a 10-bit DAC, only D11 to D2 are used. D0 and D1 are ignored. A power-on reset initially puts the internal latches to a defined state (all bits zero).

SERIAL INTERFACE

A falling edge of \overline{CS} starts shifting the data bit-per-bit (starting with the MSB) to the internal register on the falling edges of SCLK. After 16 bits have been transferred or \overline{CS} rises, the content of the shift register is moved to the target latches (DAC A, DAC B, BUFFER, CONTROL), depending on the control bits within the data word.

Figure 13 shows examples of how to connect the TLV5637 to TMS320, SPI™, and Microwire™.

TMS320	TLV5637	SPI	TLV5637	Microwire	TLV5637
DSP FSX		I/O	<u>CS</u>	I/O	CS
DX	DIN DIN	MOSI	DIN	so	DIN
СГКХ —	SCLK	SCK	SCLK	SK	SCLK

Figure 13. Three-Wire Interface

Notes on SPITM and MicrowireTM: Before the controller starts the data transfer, the software has to generate a falling edge on the I/O pin connected to \overline{CS} . If the word width is 8 bits (SPITM and MicrowireTM), two write operations must be performed to program the TLV5637. After the write operation(s), the holding registers or the control register are updated automatically on the 16th positive clock edge.

SERIAL CLOCK FREQUENCY AND UPDATE RATE

The maximum serial clock frequency is given by:

$$f_{sclkmax} = \frac{1}{t_{whmin} + t_{wlmin}} = 20 \text{ MHz}$$

The maximum update rate is:

$$\mathrm{f}_{\mathrm{updatemax}} = \frac{1}{16\left(\mathrm{t}_{\mathrm{whmin}} + \mathrm{t}_{\mathrm{wlmin}}\right)} = 1.25 \; \mathrm{MHz}$$

Note, that the maximum update rate is just a theoretical value for the serial interface, as the settling time of the TLV5637 has to be considered, too.



APPLICATION INFORMATION (continued)

DATA FORMAT

The 16-bit data word for the TLV5637 consists of two parts:

- Program bits (D15..D12)
- New data (D11..D0)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
R1	SPD	PWR	R0		12 Data bits											
SPD: S	Speed	control	bit	$1 \rightarrow fa$	ast moo	le			$0 \rightarrow sl$	ow moo	de					
PWR:	Power	control	bit	$1 \rightarrow \mu$	oower o	lown			$0 \rightarrow nc$	ormal o	peratio	n				

The following table lists the possible combination of the register select bits:

Register Select Bits

R1	R0	REGISTER
0	0	Write data to DAC B and BUFFER
0	1	Write data to BUFFER
1	0	Write data to DAC A and update DAC B with BUFFER content
1	1	Write data to control register

The meaning of the 12 data bits depends on the register. If one of the DAC registers or the BUFFER is selected, then the 12 data bits determine the new DAC value:

Data Bits: DAC A, DAC B and BUFFER

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
				New DA	C Value					0	0

If control is selected, then D1, D0 of the 12 data bits are used to program the reference voltage:

Data Bits: CONTROL

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Х	X	Х	Х	Х	Х	X	Х	Х	Х	REF1	REF0
X: don't ca	re										

REF1 and REF0 determine the reference source and, if internal reference is selected, the reference voltage.

APPLICATION INFORMATION

REFERENCE BITS

REF1	REF0	REFERENCE
0	0	External
0	1	1.024 V
1	0	2.048 V
1	1	External

CAUTION:

If external refeence voltage is applied to the REF pin, external reference MUST be selected.

EXAMPLES OF OPERATION:

- 1. Set DAC A output, select fast mode, select internal reference at 2.048 V:
 - a. Set reference voltage to 2.048 V (CONTROL register)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	1	0

b. Write new DAC A value and update DAC A output:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	0				Nev	v DAC A	output va	alue				0	0

The DAC A output is updated on the rising clock edge after D0 is sampled.

To output data consecutively using the same DAC configuration, it is not necessary to program the CONTROL register again.

2. Set DAC B output, select fast mode, select external reference:

a. Select external reference (CONTROL register):

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0

b. Write new DAC B value to BUFFER and update DAC B output:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0			New E	BUFFER	content a	and DAC	B output	value			0	0

The DAC A output is updated on the rising clock edge after D0 is sampled.

To output data consecutively using the same DAC configuration, it is not necessary to program the CONTROL register again.

1. Set DAC A value, set DAC B value, update both simultaneously, select slow mode, select internal reference at 1.024 V:

a. Set reference voltage to 1.024 V (CONTROL register):

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1

b. Write data for DAC B to BUFFER:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	New DAC B value							0	0			

c. Write new DAC A value and update DAC A and B simultaneously:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0		D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 New DAC A value						0	0			

Both outputs are updated on the rising clock edge after D0 from the DAC A data word is sampled.

2. Set power down mode:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
X	X	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
X = Don't care															

LINEARITY, OFFSET, AND GAIN ERROR USING SINGLE ENDED SUPPLIES

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset, the output voltage may not change with the first code, depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.

The output voltage then remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 14.



Figure 14. Effect of Negative Offset (Single Supply)

This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below the ground rail.

For a DAC, linearity is measured between zero-input code (all inputs 0) and full-scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full-scale code and the lowest code that produces a positive output voltage.



DEFINITIONS OF SPECIFICATIONS AND TERMINOLOGY

Integral Nonlinearity (INL)

The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.

Differential Nonlinearity (DNL)

The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.

Zero-Scale Error (E_{ZS})

Zero-scale error is defined as the deviation of the output from 0 V at a digital input value of 0.

GAIN ERROR (E_G)

Gain error is the error in slope of the DAC transfer function.

SIGNAL-TO-NOISE RATIO + DISTORTION (S/N+D)

S/N+D is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/N+D is expressed in decibels.

SPURIOUS FREE DYNAMIC RANGE (SFDR)

Spurious free dynamic range is the difference between the rms value of the output signal and the rms value of the spurious signal within a specified bandwidth. The value for SFDR is expressed in decibels.

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TLV5637CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV5637CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV5637CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV5637CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV5637ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV5637IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV5637IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV5637IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.

Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.

E. Reference JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications			
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio		
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive		
DSP	dsp.ti.com	Broadband	www.ti.com/broadband		
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol		
Logic	logic.ti.com	Military	www.ti.com/military		
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork		
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security		
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony		
		Video & Imaging	www.ti.com/video		
		Wireless	www.ti.com/wireless		

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated