

捷多邦，专业PCB打样工厂，24小时加

# TOSHIBA MOS MEMORY PRODUCTS 急出货

8,192 WORD  $\times$  8 BIT STATIC RAM  
N-CHANNEL SILICON GATE MOS

## DESCRIPTION

The TMM2064P is a 65,536 bits high speed and low power static random access memory organized as 8,192 words by 8 bits and operates from a single 5V supply. Toshiba's high performance device technology provides both high speed and low power features with a maximum access time of 100ns/120ns/150ns and maximum operating current of 80mA. When  $\overline{CS}_1$  is a logical high or  $CS_2$  is a logical

low, the device is placed in a low power standby mode in which maximum standby current is 10mA. Thus the TMM2064P is most suitable for use in microcomputer peripheral memory where the low power applications are required. The TMM2064P is fabricated with ion implanted N channel silicon gate MOS technology for high performance and high reliability.


## FEATURES

- Access Time and Current

| Parameter<br>Part Number | Access Time<br>(Max.) | Operating Current<br>(Max.) | Standby Current<br>(Max.) |
|--------------------------|-----------------------|-----------------------------|---------------------------|
| TMM2064P-10              | 100ns                 | 80mA                        | 10mA                      |
| TMM2064P-12              | 120ns                 | 80mA                        | 10mA                      |
| TMM2064P-15              | 150ns                 | 80mA                        | 10mA                      |

- Single 5V Power Supply
- Fully Static Operation
- Power Down Feature :  $\overline{CS_1}$   $CS_2$
- Output Buffer Control :  $\overline{OE}$
- Three State Outputs
- All Inputs and Outputs : Directly TTL Compatible
- Inputs Protected : All inputs have protection against static charge.


## PIN CONNECTION



## PIN NAMES

| SYMBOL                  | NAME                  |
|-------------------------|-----------------------|
| $A_0 \sim A_4$          | Column Address Inputs |
| $A_5 \sim A_{12}$       | Row Address Inputs    |
| $\overline{CS}_1, CS_2$ | Chip Select Inputs    |
| $\overline{WE}$         | Write Enable Input    |
| $I/O_1 \sim I/O_8$      | Data Input/Output     |
| $\overline{OE}$         | Output Enable Input   |
| $V_{CC}$                | Power (5V)            |
| GND                     | Ground                |

## BLOCK DIAGRAM



# TMM2064P-10, TMM2064P-12 TMM2064P-15

## MAXIMUM RATINGS

| SYMBOL                             | ITEM                         | RATING   | UNIT   |
|------------------------------------|------------------------------|----------|--------|
| V <sub>CC</sub>                    | Power Supply Voltage         | -0.5~7.0 | V      |
| V <sub>IN</sub> , V <sub>OUT</sub> | Input/Output Voltage         | -0.5~7.0 | V      |
| T <sub>OPR</sub>                   | Operating Temperature        | 0~70     | °C     |
| T <sub>STG</sub>                   | Storage Temperature          | -55~150  | °C     |
| T <sub>SOLDER</sub>                | Soldering Temperature - Time | 260 - 10 | °C·sec |
| P <sub>D</sub>                     | Power Dissipation (Ta=70°C)  | 1.0      | W      |

\* -3.0V at Pulse width 50ns

## D. C. RECOMMENDED OPERATING CONDITIONS (Ta=0~70°C)

| SYMBOL          | PARAMETER          | MIN.   | TYP. | MAX.                 | UNIT |
|-----------------|--------------------|--------|------|----------------------|------|
| V <sub>IH</sub> | Input High Voltage | 2.0    | —    | V <sub>CC</sub> +1.0 | V    |
| V <sub>IL</sub> | Input Low Voltage  | -0.5** | —    | 0.8                  | V    |
| V <sub>CC</sub> | Supply Voltage     | 4.5    | 5.0  | 5.5                  | V    |

\*\* -3.0V at Pulse width 50ns

## D. C. CHARACTERISTICS (Ta=0~70°C, V<sub>CC</sub>=5.0V±10%)

| SYMBOL           | PARAMETER              | CONDITIONS                                                                                                                                         | MIN. | TYP. | MAX. | UNIT |
|------------------|------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|------|
| I <sub>IL</sub>  | Input Leakage Current  | V <sub>IN</sub> =0V~5.5V                                                                                                                           | -10  | —    | 10   | μA   |
| V <sub>OH</sub>  | Output High Voltage    | I <sub>OUT</sub> =-1.0mA                                                                                                                           | 2.4  | —    | —    | V    |
| V <sub>OL</sub>  | Output Low Voltage     | I <sub>OUT</sub> =2.1mA                                                                                                                            | —    | —    | 0.4  | V    |
| I <sub>LO</sub>  | Output Leakage Current | CS <sub>1</sub> =V <sub>IH</sub> or CS <sub>2</sub> =V <sub>IL</sub> or<br>WE=V <sub>IL</sub> or OE=V <sub>IH</sub> ,<br>V <sub>OUT</sub> =0V~5.5V | -10  | —    | 10   | μA   |
| I <sub>SBP</sub> | Peak Power-on Current  | CS <sub>1</sub> =V <sub>CC</sub> , CS <sub>2</sub> =0V<br>I <sub>OUT</sub> =0mA                                                                    | —    | —    | 20   | mA   |
| I <sub>SB</sub>  | Standby Current        | CS <sub>1</sub> =V <sub>IH</sub> or CS <sub>2</sub> =V <sub>IL</sub> ,<br>I <sub>OUT</sub> =0mA                                                    | —    | —    | 10   | mA   |
| I <sub>CC</sub>  | Operating Current      | CS <sub>1</sub> =V <sub>IL</sub> , CS <sub>2</sub> =V <sub>IH</sub> ,<br>I <sub>OUT</sub> =0mA                                                     | —    | —    | 80   | mA   |

## CAPACITANCE\*\*\* (Ta=25°C, f=1.0 MHz)

| SYMBOL           | PARAMETER          | CONDITIONS          | MAX. | UNIT |
|------------------|--------------------|---------------------|------|------|
| C <sub>IN</sub>  | Input Capacitance  | V <sub>IN</sub> =0V | 5    | pF   |
| C <sub>OUT</sub> | Output Capacitance | V <sub>IN</sub> =0V | 10   | pF   |

\*\*\* Note : This parameter is periodically sampled and is not 100% tested.

# TMM2064P-10, TMM2064P-12 TMM2064P-15

## A. C. CHARACTERISTICS

(Ta=0~70°C, Vcc=5V±10%)

### Read Cycle

| SYMBOL           | PARAMETER                                              | TMM2064P-10 |      | TMM2064P-12 |      | TMM2064P-15 |      | UNIT |
|------------------|--------------------------------------------------------|-------------|------|-------------|------|-------------|------|------|
|                  |                                                        | MIN.        | MAX. | MIN.        | MAX. | MIN.        | MAX. |      |
| t <sub>RC</sub>  | Read Cycle Time                                        | 100         | —    | 120         | —    | 150         | —    | ns   |
| t <sub>ACC</sub> | Address Access Time                                    | —           | 100  | —           | 120  | —           | 150  |      |
| t <sub>CO1</sub> | CS <sub>1</sub> Access Time                            | —           | 100  | —           | 120  | —           | 150  |      |
| t <sub>CO2</sub> | CS <sub>2</sub> Access Time                            | —           | 100  | —           | 120  | —           | 150  |      |
| t <sub>OE</sub>  | OE Access Time                                         | —           | 40   | —           | 50   | —           | 60   |      |
| t <sub>OH</sub>  | Output Data Hold Time from Address Change              | 10          | —    | 10          | —    | 10          | —    |      |
| t <sub>CLZ</sub> | CS <sub>1</sub> or CS <sub>2</sub> to Output in Low-Z  | 10          | —    | 10          | —    | 10          | —    |      |
| t <sub>CHZ</sub> | CS <sub>1</sub> or CS <sub>2</sub> to Output in High-Z | —           | 40   | —           | 40   | —           | 55   |      |
| t <sub>OLZ</sub> | OE to Output in Low-Z                                  | 5           | —    | 5           | —    | 5           | —    |      |
| t <sub>OHZ</sub> | OE to Output in High-Z                                 | —           | 35   | —           | 35   | —           | 50   |      |
| t <sub>PU</sub>  | Chip Selection to Power Up Time                        | 0           | —    | 0           | —    | 0           | —    |      |
| t <sub>PD</sub>  | Chip Deselection to Power Down Time                    | —           | 50   | —           | 60   | —           | 60   |      |

### Write Cycle

| SYMBOL           | PARAMETER                      | TMM2064P-10 |      | TMM2064P-12 |      | TMM2064P-15 |      | UNIT |
|------------------|--------------------------------|-------------|------|-------------|------|-------------|------|------|
|                  |                                | MIN.        | MAX. | MIN.        | MAX. | MIN.        | MAX. |      |
| t <sub>WC</sub>  | Write Cycle Time               | 100         | —    | 120         | —    | 150         | —    | ns   |
| t <sub>CW</sub>  | Chip Selection to End of Write | 80          | —    | 100         | —    | 120         | —    |      |
| t <sub>AS</sub>  | Address Set Up Time            | 10          | —    | 10          | —    | 10          | —    |      |
| t <sub>WP</sub>  | Write Pulse Width              | 70          | —    | 85          | —    | 100         | —    |      |
| t <sub>WR</sub>  | Write Recovery Time            | 0           | —    | 0           | —    | 0           | —    |      |
| t <sub>DS</sub>  | Data Set Up Time               | 40          | —    | 50          | —    | 60          | —    |      |
| t <sub>DH</sub>  | Data Hold Time                 | 0           | —    | 0           | —    | 0           | —    |      |
| t <sub>WLZ</sub> | WE to Output in Low-Z          | 5           | —    | 5           | —    | 5           | —    |      |
| t <sub>WHZ</sub> | WE to Output in High-Z         | —           | 30   | —           | 35   | —           | 40   |      |


## A. C. TEST CONDITIONS

|                                   |                                              |
|-----------------------------------|----------------------------------------------|
| Input Pulse Levels                | V <sub>IH</sub> =2.2V, V <sub>IL</sub> =0.6V |
| Input Rise and Fall Time          | 10ns                                         |
| Input and Output Reference Levels | 1.5V                                         |
| Output Load                       | 1 TTL Gate & C <sub>L</sub> =100pF           |


# TMM2064P-10, TMM2064P-12 TMM2064P-15

## TIMING WAVEFORMS

### ● READ CYCLE (1)




### ● WRITE CYCLE 1 (4) ( $\overline{WE}$ Controlled Write)




# TMM2064P-10, TMM2064P-12 TMM2064P-15

## ● WRITE CYCLE 2 (4) ( $\overline{CS1}$ Controlled Write)



## ● WRITE CYCLE 3 (4) ( $\overline{CS2}$ Controlled Write)



# TMM2064P-10, TMM2064P-12 TMM2064P-15

Note :

1.  $\overline{WE}$  is High for Read Cycle.
2. Assuming that  $\overline{CS1}$  Low transition or  $\overline{CS2}$  High transition occurs coincident with or after  $\overline{WE}$  Low transition, Outputs remain in a high impedance state.
3. Assuming that  $\overline{CS1}$  High transition or  $\overline{CS2}$  Low transition occurs coincident with or prior to  $\overline{WE}$  High transition, Outputs remain in a high impedance state.
4. Assuming that  $\overline{OE}$  is High for Write Cycle, Outputs are in high impedance state during this period.
5. These parameters are specified as follows and measured by using the load shown in Fig. 1.
  - (A)  $t_{OLZ}$ ,  $t_{OLZ}$ ,  $t_{WLZ}$ .....Output Enable Time
  - (B)  $t_{CHZ}$ ,  $t_{OHZ}$ ,  $t_{WHZ}$ .....Output Disable Time





Fig. 1 Output load condition for enable disable time measurement.

## OUTLINE DRAWINGS

Unit: mm



NOTES : Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect to No. 1 and No. 28 leads.

Note : Toshiba does not assume any responsibility for use of any circuitry described ; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

©Aug., 1985 Toshiba Corporation