

SMLS512G - NOVEMBER 1985 - REVISED SEPTEMBER 1997

- Organization . . . 65536 by 8 Bits
- Single 5-V Power Supply
- Pin Compatible With Existing 512K MOS ROMs, PROMs, and EPROMs
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Time


V_{CC} ± 10% '27C/PC512-10 100 ns '27C/PC512-12 120 ns '27C/PC512-15 150 ns '27C/PC512-20 200 ns '27C/PC512-25 250 ns


- Power Saving CMOS Technology
- Very High-Speed SNAP! Pulse Programming
- 3-State Output Buffers
- 400-mV Minimum DC Noise Immunity With Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Lines
- Low Power Dissipation (V_{CC} = 5.25 V)
 - Active ... 158 mW Worst Case
 - Standby . . . 1.4 mW Worst Case (CMOS Input Levels)
- Temperature Range Options
- 512K EPROM Available With MIL-STD-883C Class B High Reliability Processing (SMJ27C512)

description

The TMS27C512 series are 65536 by 8-bit (524288-bit), ultraviolet (UV) light erasable, electrically programmable read-only memories (EPROMs).

The TMS27PC512 series are 65536 by 8-bit (524288-bit), one-time programmable (OTP) electrically programmable read-only memories (PROMs).





| | PIN NOMENCLATURE |
|--------------------------------------|---|
| A0-A15 E DQ0-DQ7 G/VPP GND NC NU VCC | Address Inputs Chip Enable/Power Down Inputs (programming)/Outputs 13-V Programming Power Supply Ground No Internal Connection Make No External Connection 5-V Power Supply |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SMLS512G - NOVEMBER 1985 - REVISED SEPTEMBER 1997

description (continued)

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pullup resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The data outputs are 3-state for connecting multiple devices to a common bus. The TMS27C512 and the TMS27PC512 are pin compatible with 28-pin 512K MOS ROMs, PROMs, and EPROMs.

The TMS27C512 EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27PC512 OTP PROM is supplied in a 32-lead plastic leaded chip carrier package using 1,25-mm (50-mil) lead spacing (FM suffix).

The TMS27C512 and TMS27PC512 are offered with two choices of temperature ranges of 0°C to 70°C (JL and FML suffix) and – 40°C to 85°C (JE and FME suffix). See Table 1.

All package styles conform to JEDEC standards.

Table 1. Temperature Range Suffixes

| EPROM AND | SUFFIX FOR OPERATING FREE-AIR TEMPERATURE RANGES | | | | | |
|----------------|---|----------------|--|--|--|--|
| OTP PROM | 0°C TO 70°C | – 40°C TO 85°C | | | | |
| TMS27C512-xxx | JL | JE | | | | |
| TMS27PC512-xxx | FML | FME | | | | |

These EPROMs and OTP PROMs operate from a single 5-V supply (in the read mode), thus are ideal for use in microprocessor-based systems. One other 13-V supply is needed for programming. All programming signals are TTL level. The device is programmed using the SNAP! Pulse programming algorithm. The SNAP! Pulse programming algorithm uses a V_{PP} of 13 V and a V_{CC} of 6.5 V for a nominal programming time of seven seconds. For programming outside the system, existing EPROM programmers can be used. Locations can be programmed singly, in blocks, or at random.

operation

The seven modes of operation are listed in Table 2. The read mode requires a single 5-V supply. All inputs are TTL level except for V_{PP} during programming (13 V for SNAP! Pulse) and 12 V on A9 for signature mode.

Table 2. Operation Modes

| | | | | MODE | † | | | |
|-------------------|-----------------|-------------------|---------|-----------------|-----------------|--------------------|------------------|------------------|
| FUNCTION | READ | OUTPUT DISABLE | STANDBY | PROGRAMMING | VERIFY | PROGRAM INHIBIT | SIGNA MO | - |
| Ē | V _{IL} | V _{IL} | VIH | V _{IL} | V _{IL} | VIH | V | IL |
| G/V _{PP} | V _{IL} | VIH | Х | V _{PP} | V _{IL} | Vpp | V | IL |
| Vcc | Vcc | Vcc | Vcc | Vcc | Vcc | Vcc | ۷ر | C |
| A9 | Х | Х | Х | Х | Х | Х | ∨ _H ‡ | ∨ _H ‡ |
| A0 | Х | Х | Х | Х | Х | Х | V_{IL} | V _{IH} |
| | | | | | | | CO | DE |
| DQ0-DQ7 | Data Out | Hi-Z | Hi-Z | Data In | Data Out | Hi-Z | MFG | DEVICE |
| | | | | | | | 97 | 85 |

[†]X can be V_{IL} or V_{IH}.

read/output disable

When the outputs of two or more TMS27C512s or TMS27PC512s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of a single device, a low-level signal is applied to the \overline{E} and \overline{G}/V_{PP} pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins DQ0 through DQ7.

latchup immunity

Latchup immunity on the TMS27C512 and TMS27PC512 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry-standard TTL or MOS logic devices. Input-output layout approach controls latchup without compromising performance or packing density.

power down

Active I $_{CC}$ supply current can be reduced from 30 mA to 500 μ A (TTL-level inputs) or 250 μ A (CMOS-level inputs) by applying a high TTL/CMOS signal to the \overline{E} pin. In this mode all outputs are in the high-impedance state.

erasure (TMS27C512)

Before programming, the TMS27C512 EPROM is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 angstroms). EPROM erasure before programming is necessary to assure that all bits are in the logic high state. Logic lows are programmed into the desired locations. A programmed logic low can be erased only by ultraviolet light. The recommended minimum exposure dose (UV intensity × exposure time) is 15-W·s/cm². A typical 12-mW/cm², filterless UV lamp erases the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C512, the window should be covered with an opaque label.



 $^{^{\}ddagger}$ V_H = 12 V \pm 0.5 V.

SMLS512G - NOVEMBER 1985 - REVISED SEPTEMBER 1997

initializing (TMS27PC512)

The one-time programmable TMS27PC512 PROM is provided with all bits in the logic high state, then logic lows are programmed into the desired locations. Logic lows programmed into a PROM cannot be erased.

SNAP! Pulse programming

The 512K EPROM and OTP PROM are programmed using the TI SNAP! Pulse programming algorithm illustrated by the flowchart in Figure 1, which programs in a nominal time of seven seconds. Actual programming time varies as a function of the programmer used.

The SNAP! Pulse programming algorithm uses initial pulses of 100 microseconds (µs) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100-us pulses per byte are provided before a failure is recognized.

The programming mode is achieved with $\overline{G}/V_{PP} = 13 \text{ V}$, $V_{CC} = 6.5 \text{ V}$, and $\overline{E} = V_{II}$. Data is presented in parallel (eight bits) on pins DQ0 to DQ7. Once addresses and data are stable, E is pulsed.

More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with $V_{CC} = 5 \text{ V}, \overline{\text{G}}/\text{V}_{PP} = \text{V}_{IL}, \text{ and } \overline{\text{E}} = \text{V}_{IL}.$

program inhibit

Programming can be inhibited by maintaining a high level input on the \overline{E} pin.

program verify

Programmed bits can be verified when \overline{G}/V_{PP} and $\overline{E} = V_{II}$.

signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 is forced to 12 V. Two identifier bytes are accessed by toggling A0. All other addresses must be held low, the signature code for these devices is 9785. At selects the manufacturer's code 97 (Hex), and A0 high selects the device code 85, as shown in Table 3.

Table 3. Signature Mode

| IDENTIFIER [†] | | PINS | | | | | | | | |
|-------------------------|-----|------|-----|-----|-----|-----|-----|-----|-----|-----|
| IDENTIFIER | A0 | DQ7 | DQ6 | DQ5 | DQ4 | DQ3 | DQ2 | DQ1 | DQ0 | HEX |
| Manufacturer Code | VIL | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 97 |
| Device Code | ViH | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 85 |

 $\overline{\mathsf{TE}} = \overline{\mathsf{G}} = \mathsf{VII}$, $\mathsf{A9} = \mathsf{VH}$, $\mathsf{A1} - \mathsf{A8} = \mathsf{VII}$, $\mathsf{A10} - \mathsf{A15} = \mathsf{VII}$, $\overline{\mathsf{PGM}} = \mathsf{VIH}$ or VII .







Figure 1. SNAP! Pulse Programming Flow Chart



SMLS512G - NOVEMBER 1985 - REVISED SEPTEMBER 1997

logic symbols†



[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the J package.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

| Supply voltage range, V _{CC} (see Note 1) | 0.6 V to 7 V |
|---|--|
| Supply voltage range, V _{PP} | 0.6 V to 14 V |
| Input voltage range (see Note 1): All inputs except A9 | $-0.6 \text{ V to V}_{CC} + 1 \text{ V}$ |
| A9 | 0.6 V to 13.5 V |
| Output voltage range (see Note 1) | $-0.6 \text{ V to V}_{CC} + 1 \text{ V}$ |
| Operating free-air temperature range ('27C512JL, '27PC512FML)TA | 0°C to 70°C |
| Operating free-air temperature range ('27C512JE, '27PC512FME)TA | –40°C to 85°C |
| Storage temperature range, T _{Stq} | 65°C to 150°C |

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.



recommended operating conditions

| | | | | MIN | NOM | MAX | UNIT | |
|-------------------|---------------------------------|-----|---------------------------------|-----------------------|-----|--------------------|------|--|
| V | Supply voltage | Rea | d mode (see Note 2) | 4.5 | 5 | 5.5 | V | |
| Vcc | Supply voltage | SNA | AP! Pulse programming algorithm | 6.25 | 6.5 | 6.75 | V | |
| G/V _{PP} | Supply voltage | SNA | AP! Pulse programming algorithm | 12.75 | 13 | 13.25 | V | |
| V | High lovel de input voltes | 70 | TTL | 2 | | V _{CC} +1 | V | |
| VIH | /IH High-level dc input voltage | | CMOS | V _{CC} - 0.2 | | V _{CC} +1 | V | |
| V | Low-level dc input voltag | | TTL | - 0.5 | | 0.8 | V | |
| VIL | Low-level ac input voltag | JE | CMOS | - 0.5 | | 0.2 | ٧ | |
| T _A | Operating free-air temperature | | TMS27C512JL TMS27PC512FML | 0 | | 70 | °C | |
| T _A | Operating free-air temperature | | TMS27C512JE TMS27PC512FME | - 40 | | 85 | °C | |

NOTE 2: V_{CC} must be applied before or at the same time as \overline{G}/V_{PP} and removed after or at the same time as \overline{G}/V_{PP} . The device must not be inserted into or removed from the board when V_{PP} or V_{CC} is applied.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

| | PARAMETER | | TEST CONDITIONS | MIN | TYP [†] | MAX | UNIT |
|------------------|--|------------------|---|-----------------------|------------------|-----|------|
| V/011 | High-level dc output voltage | | I _{OH} = - 2.5 mA | 3.5 | | | V |
| VOH | High-level ac output voltage | | I _{OH} = – 20 μA | V _{CC} - 0.1 | | | ٧ |
| \/a. | Low-level dc output voltage | | I _{OL} = 2.1 mA | | | 0.4 | V |
| VOL | Low-level dc output voltage | | I _{OL} = 20 μA | | | 0.1 | V |
| II | Input current (leakage) | | V _I = 0 V to 5.5 V | | | ±1 | μΑ |
| IO | Output current (leakage) | | $V_O = 0 V to V_{CC}$ | | | ±1 | μΑ |
| IPP | G/V _{PP} supply current (during p | rogram pulse) | G/V _{PP} = 13 V | | 35 | 50 | mA |
| | Va a guardy gurrant (aton dhy) | TTL-input level | $V_{CC} = 5.5 \text{ V}, \dots \overline{E} = V_{IH}$ | | 250 | 500 | ^ |
| ICC1 | VCC supply current (standby) | CMOS-input level | $V_{CC} = 5.5 \text{ V}, \dots \overline{E} = V_{CC}$ | | 100 | 250 | μΑ |
| I _{CC2} | V _{CC} supply current (active) | | $V_{CC} = 5.5 \text{ V}, \qquad \overline{E} = V_{IL},$ $t_{cycle} = \text{minimum cycle time},$ outputs open | | 15 | 30 | mA |

[†] Typical values are at $T_A = 25^{\circ}$ C and nominal voltages.

capacitance over recommended ranges of supply voltage and operating free-air temperature, $\mathbf{f} = \mathbf{1} \; \mathbf{MHz}^{\dagger}$

| | PARAMETER | TEST COND | DITIONS | MIN | TYP‡ | MAX | UNIT |
|--------------------|-------------------------|-----------------------------|-----------|-----|------|-----|------|
| Cl | Input capacitance | $V_I = 0 V$, | f = 1 MHz | | 6 | 10 | pF |
| CO | Output capacitance | $V_O = 0 V$, | f = 1 MHz | | 10 | 14 | pF |
| C _{G/VPP} | G/Vpp input capacitance | $\overline{G}/V_{PP} = 0 V$ | f = 1 MHz | | 20 | 25 | pF |

[†] Capacitance measurements are made on a sample basis only.



[‡] Typical values are at $T_A = 25^{\circ}C$ and nominal voltages.

SMLS512G - NOVEMBER 1985 - REVISED SEPTEMBER 1997

switching characteristics over recommended ranges of operating conditions

| $\begin{array}{ccc} \textbf{PARAMETER} \\ & t_{a(A)} & \text{Access time from address} \\ & t_{a(E)} & \text{Access time from chip enable} \\ & t_{en(G)} & \text{Output enable time from } \overline{\text{G}}/\text{Vpp} \\ & t_{dis} & \text{Output disable time from } \overline{\text{G}}/\text{Vpp or } \overline{\text{E}}, \text{ whichever occurs first} \end{array}$ | TEST CONDITIONS (SEE NOTES 3 AND 4) | '27C5 '27PC5 | | '27C5 '27PC5 | | UNIT | |
|--|--|---|-----|-----------------|-----|------|----|
| | | (SEE NOTES 5 AND 4) | MIN | MAX | MIN | MAX | |
| ta(A) | Access time from address | | | 100 | | 120 | ns |
| ta(E) | Access time from chip enable | $C_{l} = 100 pF,$ | | 100 | | 120 | ns |
| ten(G) | Output enable time from G/Vpp | 1 Series 74 TTL Load, | | 55 | | 55 | ns |
| tdis | Output disable time from \overline{G}/V_{PP} or \overline{E} , whichever occurs first \dagger | Input $t_r \le 20 \text{ ns}$, Input $t_f \le 20 \text{ ns}$ | 0 | 45 | 0 | 45 | ns |
| t _V (A) | Output data valid time after change of address, \overline{E} , or \overline{G}/V_{PP} , whichever occurs first \dagger | πιραι η ≤ 20 115 | 0 | | 0 | | ns |

| | PARAMETER | TEST CONDITIONS (SEE NOTES 3 AND 4) | '27C5 '27PC5 | - | UNIT |
|--------------------|--|-------------------------------------|-----------------|-----|------|
| | | (SEE NOTES 5 AND 4) | MIN | MAX | |
| ta(A) | Access time from address | | | 150 | ns |
| t _{a(E)} | Access time from chip enable | $C_{i} = 100 \text{ pF},$ | | 150 | ns |
| ten(G) | Output enable time from G/Vpp | 1 Series 74 TTL Load, | | 75 | ns |
| t _{dis} | Output disable time from \overline{G}/Vpp or \overline{E} , whichever occurs first \dagger | Input $t_r \le 20 \text{ ns}$, | 0 | 60 | ns |
| t _V (A) | Output data valid time after change of address, \overline{E} , or \overline{G}/V_{PP} , whichever occurs first \dagger | Input t _f ≤ 20 ns | 0 | | ns |

| | t _{a(E)} Access time from chip enable t _{en(G)} Output enable time from G/V _{PP} | TEST CONDITIONS (SEE NOTES 3 AND 4) | '27C5 '27PC5 | | '27C5 '27PC5 | UNIT | |
|--------------------|--|-------------------------------------|-----------------|-----|-----------------|------|----|
| | | (SEE NOTES 5 AND 4) | MIN | MAX | MIN | MAX | |
| ta(A) | Access time from address | | | 200 | | 250 | ns |
| t _{a(E)} | Access time from chip enable | $C_{I} = 100 \text{ pF},$ | | 200 | | 250 | ns |
| ten(G) | Output enable time from G/Vpp | 1 Series 74 TTL Load, | | 75 | | 100 | ns |
| tdis | Output disable time from \overline{G}/V_{PP} or \overline{E} , whichever occurs first \dagger | Input $t_r \le 20 \text{ ns}$, | 0 | 60 | 0 | 60 | ns |
| t _V (A) | Output data valid time after change of address, \overline{E} , or \overline{G}/V_{PP} , whichever occurs first \dagger | Input t _f ≤ 20 ns | 0 | | 0 | | ns |

[†] Value calculated from 0.5 V delta to measured output level. This parameter is only sampled.

switching characteristics for programming: V_{CC} = 6.50 V and \overline{G}/V_{PP} = 13 V (SNAP! Pulse), T_A = 25°C (see Note 3)

| PARAMETER | MIN | MAX | UNIT |
|---|-----|-----|------|
| t _{dis(G)} Disable time, output from G/V _{PP} | 0 | 130 | ns |

NOTE 3: For all switching characteristics, the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low.




NOTES: 3. For all switching characteristics, the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low (see Figure 2).

^{4.} Common test conditions apply for t_{dis} except during programming.

timing requirements for programming

| | | MIN | NOM | MAX | UNIT |
|----------------------|-----------------------------------|-----|-----|-----|------|
| tw(IPGM) | Pulse duration, initial program | 95 | 100 | 105 | μs |
| t _{su(A)} | Setup time, address | 2 | | | μs |
| t _{su(D)} | Setup time, data | 2 | | | μs |
| t _{su(VPP} | Setup time, \overline{G}/V_{PP} | 2 | | | μs |
| t _{su(VCC)} | Setup time, V _{CC} | 2 | | | μs |
| t _{h(A)} | Hold time, address | 0 | | | μs |
| t _{h(D)} | Hold time, data | 2 | | | μs |
| t _h (VPP) | Hold time, G/Vpp | 2 | | | μs |
| trec(PG) | Recovery time, G/Vpp | 2 | | | μs |
| ^t EHD | Data valid from E low | | | 1 | μs |
| ^t r(PG)G | Rise time, G/Vpp | 50 | | | ns |

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and fixture capacitance.

B. The ac testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.

Figure 2. AC Testing Output Load Circuit

PARAMETER MEASUREMENT INFORMATION





Figure 3. Read-Cycle Timing



 $[\]dagger \, t_{\mbox{dis}(\mbox{G})}$ is a characteristic of the device but must be accommodated by the programmer.


Figure 4. Program-Cycle Timing (SNAP! Pulse Programming)



^{‡13-}V G/V_{PP} and 6.5-V V_{CC} for SNAP! Pulse programming.

FM (R-PQCC-J32)

PLASTIC J-LEADED CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-016

J (R-CDIP-T**)

CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE

24 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from:

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com