

捷多邦,专业PCB打样工厂,24小时加急出货 TMS470R1A64

16/32-Bit RISC Flash Microcontroller SPNS099-NOVEMBER 2004


High-Performance Static CMOS Technology

- TMS470R1x 16/32-Bit RISC Core (ARM7TDMI™)
 - 24-MHz System Clock (48-MHz Pipeline Mode)
 - Independent 16/32-Bit Instruction Set
 - Open Architecture With Third-Party Support
 - Built-In Debug Module
 - Big-Endian Format Utilized
- Integrated Memory
 - 64K-Byte Program Flash
 - One Bank With Five Contiguous Sectors
 - Internal State Machine for Programming and Erase
 - 4K-Byte Static RAM (SRAM)
- Operating Features
 - Core Supply Voltage (VCC): 1.71 V-2.05 V
 - I/O Supply Voltage (VCCIO): 3.0 V-3.6 V
 - Low-Power Modes: STANDBY and HALT
 - Industrial Temperature Ranges
- 470+ System Module
 - 32-Bit Address Space Decoding
 - Bus Supervision for Memory and Peripherals
 - Analog Watchdog (AWD) Timer
 - Real-Time Interrupt (RTI)
 - System Integrity and Failure Detection
- Zero-Pin Phase-Locked Loop (ZPLL)-Based Clock Module With Prescaler
 - Multiply-by-4 or -8 Internal ZPLL Option
 - ZPLL Bypass Mode
- Six Communication Interfaces:
 - Two Serial Peripheral Interfaces (SPIs)
 - 255 Programmable Baud Rates
 - Two Serial Communication Interfaces (SCIs)
 - 2²⁴ Selectable Baud Rates

- Asynchronous/Isosynchronous Modes
- Standard CAN Controller (SCC)
- 16-Mailbox Capacity
- Fully Compliant With CAN Protocol, Version 2.0B
- Class II Serial Interface (C2SIa)
 - Two Selectable Data Rates
 - Normal Mode 10.4 Kbps and 4X Mode 41.6 Kbps
- High-End Timer (HET)
 - 13 Programmable I/O Channels:
 - 12 High-Resolution Pins
 - 1 Standard-Resolution Pin
 - High-Resolution Share Feature (XOR)
 - HET RAM (64-Instruction Capacity)
- 10-Bit Multi-Buffered ADC (MibADC)
 8-Channel
 - 64-Word FIFO Buffer
 - Single- or Continuous-Conversion Modes
 - 1.55 μs Minimum Sample and Conversion Time
 - Calibration Mode and Self-Test Features
- Six External Interrupts
- Flexible Interrupt Handling
- 5 Dedicated General-Purpose I/O (GIO) Pins, 1
 Input-Only GIO Pin, and 34 Additional Peripheral I/Os
- External Clock Prescale (ECP) Module
 - Programmable Low-Frequency External Clock (CLK)
- On-Chip Scan-Base Emulation Logic, IEEE Standard 1149.1 (1) (JTAG) Test-Access Port
- 80-Pin Plastic Low-Profile Quad Flatpack (PN Suffix)
- (1) The test-access port is compatible with the IEEE Standard 1149.1-1990, IEEE Standard Test-Access Port and Boundary Scan Architecture specification. Boundary scan is not supported on this device.



TMS470R1A64 80-PIN PN PACKAGE (TOP VIEW)



GIOA[0]/INT0 (pin 23) is an input-only GIO pin.

DESCRIPTION

The TMS470R1A64 (1) device is a member of the Texas Instruments TMS470R1x family of general-purpose16/32-bit reduced instruction set computer (RISC) microcontrollers. The A64 microcontroller offers high performance utilizing the high-speed ARM7TDMI 16/32-bit RISC central processing unit (CPU), resulting in a high instruction throughput while maintaining high code efficiency. The ARM7TDMI 16/32-bit RISC CPU views memory as a linear collection of bytes numbered upwards from 0. The TMS470R1A64 utilizes the big-endian format, where the most significant byte of a word is stored at the lowest numbered byte and the least significant byte at the highest numbered byte.

High-end embedded control applications demand more performance from their controllers while maintaining low costs. The A64 RISC core architecture offers solutions to these performance and cost demands while maintaining low power consumption.

The A64 device contains the following:

- ARM7TDMI 16/32-Bit RISC CPU
- TMS470R1x system module (SYS) with 470+ enhancements
- 64K-byte Flash
- 4K-byte SRAM

Throughout the remainder of this document, the TMS470R1A64 device will be referred to as either the full device name, TMS470R1A64. or asA64.

SPNS099-NOVEMBER 2004



Zero-pin phase-locked loop (ZPLL) clock module

- Analog watchdog (AWD) timer
- Real-time interrupt (RTI) module
- Two serial peripheral interface (SPI) modules
- Two serial communication interface (SCI) modules
- Standard CAN controller (SCC)
- Class II serial interface (C2SIa)
- 10-bit multi-buffered analog-to-digital converter (MibADC), 8-input channels
- High-end timer (HET) controlling 13 I/Os
- External Clock Prescale (ECP)
- Up to 39 I/O pins and 1 input-only pin

The functions performed by the 470+ system module (SYS) include:

- Address decoding
- Memory protection
- · Memory and peripherals bus supervision
- Reset and abort exception management
- Prioritization for all internal interrupt sources
- Device clock control
- Parallel signature analysis (PSA)

This data sheet includes device-specific information such as memory and peripheral select assignment, interrupt priority, and a device memory map. For a more detailed functional description of the SYS module, see the TMS470R1x System Module Reference Guide (literature number SPNU189).

The A64 memory includes general-purpose SRAM supporting single-cycle read/write accesses in byte, half-word, and word modes.

The Flash memory on the A64 device is a nonvolatile, electrically erasable and programmable memory implemented with a 32-bit-wide data bus interface. The Flash operates with a system clock frequency of up to 24 MHz. In pipeline mode, the Flash operates with a system clock frequency of up to 48 MHz. For more detailed information on the Flash, see the F05 Flash section of this data sheet and the *TMS470R1x F05 Flash Reference Guide* (literature number SPNU213).

The A64 device has six communication interfaces: two SPIs, two SCIs, an SCC, and a C2SIa. The SPI provides a convenient method of serial interaction for high-speed communications between similar shift-register type devices. The SCI is a full-duplex, serial I/O interface intended for asynchronous communication between the CPU and other peripherals using the standard non-return-to-zero (NRZ) format. The SCC uses a serial, multimaster communication protocol that efficiently supports distributed real-time control with robust communication rates of up to 1 megabit per second (Mbps). The SCC is ideal for applications operating in noisy and harsh environments (e.g., industrial fields) that require reliable serial communication or multiplexed wiring. The C2SIa allows the A64 to transmit and receive messages on a class II network following an SAE J1850 (2) standard.

For more detailed functional information on the SPI, SCI, and SCC peripherals, see the specific *TMS470R1x Peripheral Reference Guides* (literature numbers SPNU195, SPNU196, and SPNU197, respectively). For more detailed functional information on the C2SIa peripheral, see the *TMS470R1x Class II Serial Interface A (C2SIa) Reference Guide* (literature number SPNU218).

The HET is an advanced intelligent timer that provides sophisticated timing functions for real-time applications. The timer is software-controlled, using a reduced instruction set, with a specialized timer micromachine and an attached I/O port. The HET can be used for compare, capture, or general-purpose I/O. It is especially well suited for applications requiring multiple sensor information and drive actuators with complex and accurate time pulses. For more detailed functional information on the HET, see the *TMS470R1x High-End Timer (HET) Reference Guide* (literature number SPNU199).

TEXAS INSTRUMENTS

SPNS099-NOVEMBER 2004

The A64 device has a 10-bit-resolution sample-and-hold MibADC. The MibADC channels can be converted individually or can be grouped by software for sequential conversion sequences. There are three separate groupings, two of which are triggerable by an external event. Each sequence can be converted once when triggered or configured for continuous conversion mode. For more detailed functional information on the MibADC, see the *TMS470R1x Multi-Buffered Analog-to-Digital Converter (MibADC) Reference Guide* (literature number SPNU206).

The zero-pin phase-locked loop (ZPLL) clock module contains a phase-locked loop, a clock-monitor circuit, a clock-enable circuit, and a prescaler (with prescale values of 1–8). The function of the ZPLL is to multiply the external frequency reference to a higher frequency for internal use. The ZPLL provides ACLK to the system (SYS) module. The SYS module subsequently provides the system clock (SYSCLK), real-time interrupt clock (RTICLK), CPU clock (MCLK), and peripheral interface clock (ICLK) to all other A64 device modules. For more detailed functional information on the ZPLL, see the *TMS470R1x Zero-Pin Phase-Locked Loop (ZPLL) Clock Module Reference Guide* (literature number SPNU212).

NOTE:

ACLK should not be confused with the MibADC internal clock, ADCLK. ACLK is the continuous system clock from an external resonator/crystal reference.

The A64 device also has an external clock prescaler (ECP) module that, when enabled, outputs a continuous external clock (ECLK) on a specified GIO pin. The ECLK frequency is a user-programmable ratio of the peripheral interface clock (ICLK) frequency. For more detailed functional information on the ECP, see the TMS470R1x External Clock Prescaler (ECP) Reference Guide (literature number SPNU202).




Device Characteristics

The TMS470R1A64 device is a derivative of the F05 system emulation device SE470R1VB8AD. Table 1 identifies all the characteristics of the TMS470R1A64 device except the SYSTEM and CPU, which are generic.

Table 1. Device Characteristics

CHARACTERISTICS	DEVICE DESCRIPTION	COMMENTS
		MEMORY
For the number of memory sel	ects on this device, see the "M	emory Selection Assignment" table (Table 3).
	CAIX Duta Flack	Flash is pipeline-capable.
INTERNAL MEMORY	64K-Byte Flash 4K-Byte SRAM	The A64 RAM is implemented in one 4K array selected by two memory-select signals (see the "Memory Selection Assignment" table, Table 3).
		PERIPHERALS
		e "Interrupt Priority" table (Table 6). For the 1K peripheral address ranges and odule, and Flash Base Addresses" table (Table 5).
CLOCK	ZPLL	Zero-pin PLL has no external loop filter pins.
GENERAL-PURPOSE I/Os	5 I/O 1 Input only	Port A has 6 external pins - GIOA[2]/INT2 and GIOA[3]/INT3 are not available.
ECP	YES	
C2Sla	1	
SCI	1 (3-pin) 1 (2-pin)	SCI2 has no external clock pin, only transmit/receive pins (SCI2TX and SCI2RX)
CAN (HECC and/or SCC)	1 SCC	Standard CAN controller
SPI (5-pin, 4-pin or 3-pin)	1 (5-pin) 1 (4-pin)	SPI2 has no chip select pin.
HET with XOR Share	13 I/O	The A64 device has both the logic and registers for a full 32-I/O HET implemented, even though not all 32 pins are available externally. The high-resolution (HR) SHARE feature allows even HR pins to share the next higher odd HR pin structures. This HR sharing is independent of whether or not the odd pin is available externally. If an odd pin is available externally and shared, then the odd pin can only be used as a general-purpose I/O. For more information on HR SHARE, see the TMS470R1x High-End Timer (HET) Reference Guide (literature number SPNU199).
HET RAM	64-Instruction Capacity	
MibADC	10-bit, 8-channel 64-word FIFO	8-channel MibADC. Both the logic and registers for a full 16-channel MibADC are present.
CORE VOLTAGE	1.71 - 2.05 V	
I/O VOLTAGE	3.0–3.6 V	
PINS	80	
PACKAGE	PN	

Functional Block Diagram



A. GIOA[0]/INT[0] is an input-only GIO pin.



Table 2. Terminal Functions

TERMINAL INTERNAL							
		TYPE(1)(2)	INTERNAL PULLUP/	DESCRIPTION			
NAME	PIN NUMBER	1112.7.7	PULLDOWN ⁽³⁾	DESCRIPTION I-END TIMER (HET)			
			HIG	GH-END TIMER (HET)			
HET[0]	72						
HET[2]	77			The A64 device has both the logic and registers for a full 32-I/O HET			
HET[4]	78			implemented, even though not all 32 pins are available externally			
HET[6]	79			Timer input capture or output compare. The HET[31:0] applicable pins can be			
HET[7]	80	_		programmed as general-purpose input/output (GIO) pins.			
HET[8]	45	_		HET pins [22, 20, 18, 16, 14, 12, 8, 7, 6, 4, 2, and 0] are high-resolution pins for A64. HET[24] is a standard-resolution pin.			
HET[12]	15	3.3-V I/O	IPD	The high-resolution (HR) SHARE feature allows even-numbered HR pins to			
HET[14]	14			share the next higher odd-numbered HR pin structures. This HR sharing is			
HET[16]	13			independent of whether or not the odd-numbered pin is available externally. If			
HET[18]	39			an odd-numbered pin is available externally and shared, then the odd pin can only be used as a general-purpose I/O. For more information on HR SHARE,			
HET[20]	38			see the TMS470R1x High-End Timer Reference Guide (literature number			
HET[22]	37			SPNU199).			
HET[24]	27						
STANDARD CAN CONTROLLER (SCC)							
CANSRX	49	3.3-V I/O		SCC receive pin or GIO pin			
CANSTX	50	3.3-V I/O	IPU	SCC transmit pin or GIO pin			
				SERIAL INTERFACE (C2SIA)			
C2SIaLPN	28	3.3-V I/O	IPD	C2Sla module loopback enable pin or GIO pin			
C2SIaRX	30	3.3-V I/O		C2Sla module receive data input pin or GIO pin			
C2SIaTX	29	3.3-V I/O	IPD	C2Sla module transmit data output pin or GIO pin			
		1	GENE	RAL-PURPOSE I/O (GIO)			
GIOA[0]/INT 0	23	3.3-V I					
GIOA[1]/INT 1/ECLK	24			General-purpose input/output pins. GIOA[0]/INT[0] is an input-only pin.			
GIOA[4]/ INT4	20		IPD	GIOA[7:0]/INT[7:0] are interrupt-capable pins.			
GIOA[5]/ INT5	19	3.3-V I/O	IFD	The GIOA[1]/INT[1]/ECLK pin is multiplexed with the external clock-out function of the external clock prescale (ECP) module.			
GIOA[6]/ INT6	18			GIOA[2]/INT[2] and GIOA[3]/INT[3]] pins are not applicable on the A64 device.			
GIOA[7]/ INT7	17						
		MULTI	BUFFERED ANA	LOG-TO-DIGITAL CONVERTER (MibADC)			
ADEVT	56	3.3-V I/O		MibADC event input. ADEVT can be programmed as a GIO pin.			
ADIN[0]	60			MibADC analog input pins			
ADIN[2]	59			The A64 device has only 8 input channels but all S/W registers are capable.			
ADIN[4]	58			ADIN[15,13, 11, 9, 7, 5, 3, and 1] pins are not applicable to the A64 device.			
ADIN[6]	57	221/1	IPD				
ADIN[8]	64	3.3-V I					
ADIN[10]	62						
ADIN[12]	63						
ADIN[14]	61						

I = input, O = output, PWR = power, GND = ground, REF = reference voltage, NC = no connect All I/O pins, except RST, are configured as inputs while PORRST is low and immediately after PORRST goes high.

IPD = internal pulldown, IPU = internal pullup (all internal pullups and pulldowns are active on input pins, independent of the PORRST state.)

SPNS099-NOVEMBER 2004



Table 2. Terminal Functions (continued)

TERI	MINAL		INTERNAL		
NAME	PIN NUMBER	TYPE ⁽¹⁾⁽²⁾	PULLUP/ PULLDOWN ⁽³⁾		
AD _{REFHI}	65	3.3-V REF I		MibADC module high-voltage reference input	
AD _{REFLO}	66	GND REF I		MibADC module low-voltage reference input	
V _{CCAD}	67	3.3-V PWR		MibADC analog supply voltage	
V _{SSAD}	68	GND		MibADC analog ground reference	
	T		SERIAL PER	RIPHERAL INTERFACE 1 (SPI1)	
SPI1CLK	5			SPI1 clock. SPI1CLK can be programmed as a GIO pin.	
SPI1ENA	1			SPI1 chip enable. SPI1ENA can be programmed as a GIO pin.	
SPI1SCS	2	· · · · · -		SPI1 slave chip select. SPI1SCS can be programmed as a GIO pin.	
SPI1SIMO	3	3.3-V I/O	IPD	SPI1 data stream. Slave in/master out. SPI1SIMO can be programmed as a GIO pin.	
SPI1SOMI	4			SPI1 data stream. Slave out/master in. SPI1SOMI can be programmed as a GIO pin.	
			SERIAL PER	IPHERAL INTERFACE 2 (SPI2)	
SPI2CLK	33			SPI2 clock. SPI2CLK can be programmed as a GIO pin.	
SPI2ENA	36	3.3-V I/O	-		SPI2 chip enable. SPI2ENA can be programmed as a GIO pin.
SPI2SIMO	34		IPD	SPI2 data stream. Slave in/master out. SPI2SIMO can be programmed as a GIO pin.	
SPI2SOMI	35			SPI2 data stream. Slave out/master in. SPI2SOMI can be programmed as a GIO pin.	
			ZERO-PIN P	PHASE-LOCKED LOOP (ZPLL)	
OSCIN	8	1.8-V I		Crystal connection pin or external clock input	
OSCOUT	7	1.8-V O		External crystal connection pin	
PLLDIS	41	3.3-V I	IPD	Enable/disable the ZPLL. The ZPLL can be bypassed and the oscillator becomes the system clock. If not in bypass mode, TI recommends that PLLDIS be connected to ground or pulled down to ground by an external resistor.	
	ı		SERIAL COMMI	UNICATIONS INTERFACE 1 (SCI1)	
SCI1CLK	51	3.3-V I/O	IPD	SCI1 clock. SCI1CLK can be programmed as a GIO pin.	
SCI1RX	53	3.3-V I/O	IPU	SCI1 data receive. SCI1RX can be programmed as a GIO pin.	
SCI1TX	52	3.3-V I/O	IPU	SCI1 data transmit. SCI1TX can be programmed as a GIO pin.	
	1	ı	SERIAL COMMI	UNICATIONS INTERFACE 2 (SCI2)	
SCI2RX	25	3.3-V I/O	IPU	SCI2 data receive. SCI2RX can be programmed as a GIO pin.	
SCI2TX	26	3.3-V I/O	IPU	SCI2 data transmit. SCI2TX can be programmed as a GIO pin.	
			SYS	STEM MODULE (SYS)	
CLKOUT	48	3.3-V I/O	IPD	Bidirectional pin. CLKOUT can be programmed as a GIO pin or the output of SYSCLK, ICLK, or MCLK.	
PORRST	16	3.3-V I	IPD	Input master chip power-up reset. External V_{CC} monitor circuitry must assert a power-on reset.	
RST				Bidirectional reset. The internal circuitry can assert a reset, and an external system reset can assert a device reset.	
	10	3.3-V I/O	IPU	On \overline{RST} , the output buffer is implemented as an open drain (drives low only. To ensure an external reset is not arbitrarily generated, TI recommends that an external pullup resistor be connected to \overline{RST} .	



Table 2. Terminal Functions (continued)

TF	RMINAL		INTERNAL	,		
NAME	PIN NUMBER	TYPE ⁽¹⁾⁽²⁾	PULLUP/ PULLDOWN ⁽³⁾	DESCRIPTION		
			WATCHDOG/R	EAL-TIME INTERRUPT (WD/RTI)		
AWD	40	3.3-V I/O	IPD	Analog watchdog reset. The AWD pin provides a system reset if the WD KEY is not written in time by the system, providing an external RC network circuit is connected. If the user is not using AWD, TI recommends that AWD be connected to ground or pulled down to ground by an external resistor.		
			<u>" -</u>	For more details on the external RC network circuit, see the <i>TMS470R1x</i> System Module Reference Guide(literature number SPNU189) and the application note Analog Watchdog Resistor, Capacitor and Discharge Interval Selection Constraints (literature number SPNA005).		
			٦	TEST/DEBUG (T/D)		
TCK	44	3.3-V I	IPD	Test clock. TCK controls the test hardware (JTAG)		
TDI	42	3.3-V I	IPU	Test data in. TDI inputs serial data to the test instruction register, test data register, and programmable test address (JTAG).		
TDO	43	3.3-V O	IPD	Test data out. TDO outputs serial data from the test instruction register, test data register, identification register, and programmable test address (JTAG).		
TEST	22	3.3-V I	IPD	Test enable. Reserved for internal use only. TI recommends that TEST be connected to ground or pulled down to ground by an external resistor.		
TMS	69	3.3-V I	IPU	Serial input for controlling the state of the CPU test access port (TAP) controller (JTAG)		
TMS2	70	3.3-V I	IPU	Serial input for controlling the second TAP. TI recommends that TMS2 be connected to VCCIO or pulled up to VCCIO by an external resistor.		
TRST	21	3.3-V I	IPD	Test hardware reset to TAP1 and TAP2. IEEE Standard 1149-1 (JTAG) Boundary-Scan Logic. TI recommends that TRST be pulled down to ground by an external resistor.		
				FLASH		
FLTP2	75	NC		Flash test pad 2. For proper operation,FLTP2 must not be connected (no connect [NC]).		
V _{CCP}	76	3.3-V PWR		Flash external pump voltage (3.3 V)		
			SUPPL	Y VOLTAGE CORE (1.8 V)		
	9					
V _{CC}	32	1.8-V		Core logic supply voltage		
* CC	55	PWR		Colo logio supply voltage		
	74					
			SUPPLY V	OLTAGE DIGITAL I/O (3.3 V)		
V _{CCIO}	12 47	3.3-V PWR		Digital I/O supply voltage		
	47		SIIE	PPLY GROUND CORE		
	6			TET GROOMS CORE		
	31					
V _{SS}	54	GND		Core supply ground reference		
, 99	71					
	73	1				
	I		SUPPL	LY GROUND DIGITAL I/O		
.,	11	0110		District VO country of the Country o		
V _{SSIO}	46	GND		Digital I/O supply ground reference		


TEXAS INSTRUMENTS

www.ti.com

A64 DEVICE-SPECIFIC INFORMATION

memory

Figure 1 shows the memory map of the A64 device.



- A. Memory addresses are configurable by the system (SYS) module within the range of 0x0000_0000 to 0xFFE0_0000.
- B. The CPU registers are not part of the memory map.

Figure 1. Memory Map



memory selects

Memory selects allow the user to address memory arrays (i.e., Flash, RAM, and HET RAM) at user-defined addresses. Each memory select has its own set (low and high) of memory base address registers (MFBAHRx and MFBALRx) that, together, define the array's starting (base) address, block size, and protection.

The base address of each memory select is configurable to any memory address boundary that is a multiple of the decoded block size. For more information on how to control and configure these memory select registers, see the bus structure and memory sections of the *TMS470R1x System Module Reference Guide* (literature number SPNU189).

For the memory selection assignments and the memory selected, see Table 3.

MEMORY MEMORY SELECTED MEMORY MEMORY BASE STATIC MEM MPU ADDRESS REGISTER **CTL REGISTER SELECT** (ALL INTERNAL) SIZE **FLASH** MFBAHR0 and MFBALR0 0 (fine) NO 64K **FLASH** MFBAHR1 and MFBALR1 1 (fine) NO 2 (fine) RAM YES MFBAHR2 and MFBALR2 4K(1) RAM YES MFBAHR3 and MFBALR3 3 (fine) 4 (fine) HET RAM 1K MFBAHR4 and MFBALR4 SMCR1

Table 3. Memory Selection Assignment

RAM

The A64 device contains 4K bytes of internal static RAM configurable by the SYS module to be addressed within the range of 0x0000_0000 to 0xFFE0_0000. This A64 RAM is implemented in one 4K array selected by two memory-select signals. This A64 configuration imposes an additional constraint on the memory map for RAM; the starting addresses for both RAM memory selects cannot be offset from each other by the multiples of the size of the physical RAM (i.e., 4K for the A64 device). The A64 RAM is addressed through memory selects 2 and 3

The RAM can be protected by the memory protection unit (MPU) portion of the SYS module, allowing the user finer blocks of memory protection than is allowed by the memory selects. The MPU is ideal for protecting an operating system while allowing access to the current task. For more detailed information on the MPU portion of the SYS module and memory protection, see the memory section of the *TMS470R1x System Module Reference Guide* (literature number SPNU189).

F05 Flash

The F05 Flash memory is a nonvolatile electrically erasable and programmable memory implemented with a 32-bit-wide data bus interface. The F05 Flash has an external state machine for programming and erase functions. See the *Flash read* and *Flash program and erase* sections below.

Flash protection keys

The A64 devices provide Flash protection keys. These four 32-bit protection keys prevent program/erase/compaction operations from occurring until after the four protection keys have been matched by the CPU loading the correct user keys into the FMPKEY control register. The protection keys on the A64 are located in the last 4 words of the first 8K sector. For more detailed information on the Flash protection keys and the FMPKEY control register, see the protection keys portions of the *TMS470R1x F05 Flash Reference Guide* (literature number SPNU213).

⁽¹⁾ The starting addresses for both RAM memory-select signals **cannot** be offset from each other by a multiple of the user-defined block size in the memory-base address register.

SPNS099-NOVEMBER 2004



Flash read

The A64 Flash memory is configurable by the SYS module to be addressed within the range of 0x0000_0000 to 0xFFE0_0000. The Flash is addressed through memory selects 0 and 1.

NOTE:

The Flash external pump voltage (VCCP) is required for all operations (program, erase, and read).

Flash pipeline mode

When in pipeline mode, the Flash operates with a system clock frequency of up to 48 MHz (versus a system clock in normal mode of up to 24 MHz). Flash in pipeline mode is capable of accessing 64-bit words and provides two 32-bit pipelined words to the CPU. Also in pipeline mode, the Flash can be read with no wait states when memory addresses are contiguous (after the initial 1-or 2-wait-state reads).

NOTE:

After a system reset, pipeline mode is **disabled** (ENPIPE bit [FMREGOPT.0] is a 0). In other words, the A64 device powers up and comes out of reset in non-pipeline mode. Furthermore, setting the Flash configuration mode bit (GLBCTRL.4) will override pipeline mode.

Flash program and erase

The A64 device Flash has one 64K-byte bank that consists of five sectors. These five sectors are shown in Table 4.

SECTOR NO. **SEGMENT LOW ADDRESS HIGH ADDRESS** 0x0000_0000 0x0000_1FFF 0 8K Bytes 1 0x0000 2000 0x0000 3FFF 8K Bytes 2 16K Bytes 0x0000_4000 0x0000_7FFF 3 0x0000_8000 0x0000 BFFF 16K Bytes 4 16K Bytes 0x0000 C000 0x0000 FFFF

Table 4. Flash Sectors

The minimum size for an erase operation is one sector. The maximum size for a program operation is one 16-bit word.

NOTE:

The Flash external pump voltage (V_{CCP}) is required for all operations (program, erase, and read).

For more detailed information on Flash program and erase operations, see the *TMS470R1x F05 Flash Reference Guide* (literature number SPNU213).

HET RAM

The A64 device contains HET RAM. The HET RAM has a 64-instruction capability. The HET RAM is configurable by the SYS module to be addressed within the range of 0x0000_0000 to 0xFFE0_0000. The HET RAM is addressed through memory select 4.

XOR share

The A64 HET peripheral contains the XOR-share feature. This feature allows two adjacent HET high-resolution channels to be XORed together, making it possible to output smaller pulses than a standard HET. For more detailed information on the HET XOR-share feature, see the *TMS470R1x High-End Timer (HET) Reference Guide* (literature number SPNU199).



peripheral selects and base addresses

The A64 device uses 10 of the 16 peripheral selects to decode the base addresses of the peripherals. These peripheral selects are fixed and transparent to the user since they are part of the decoding scheme used by the SYS module.

Control registers for the peripherals, SYS module, and Flash begin at the base addresses shown in Table 5.

Table 5. A64 Peripherals, System Module, and Flash Base Addresses

	ADDRES	SS RANGE	
CONNECTING MODULE	BASE ADDRESS	ENDING ADDRESS	PERIPHERAL SELECTS
SYSTEM	0xFFFF_FD00	0xFFFF_FFFF	N/A
RESERVED	0xFFF8_0000	0xFFFF_FCFF	N/A
HET	0xFFF7_FC00	0xFFF7_FFFF	PS[0]
SPI1	0xFFF7_F800	0xFFF7_FBFF	PS[1]
SCI2	0XFFF7_F500	0XFFF7_F7FF	DCIO
SCI1	0xFFF7_F400	0xFFF7_F4FF	PS[2]
ADC	0xFFF7_F000	0xFFF7_F3FF	PS[3]
GIO/ECP	0xFFF7_EC00	0xFFF7_EFFF	PS[4]
RESERVED	0xFFF7_E400	0xFFF7_EBFF	PS[5] - PS[6]
SCC	0xFFF7_E000	0xFFF7_E3FF	PS[7]
SCC RAM	0xFFF7_DC00	0xFFF7_DFFF	PS[8]
RESERVED	0XFFF7_D800	0XFFF7_DBFF	PS[9]
SPI2	0XFFF7_D400	0XFFF7_D7FF	PS[10]
RESERVED	0xFFF7_CC00	0xFFF7_D3FF	PS[11] - PS[12]
C2SIa	0xFFF7_C800	0xFFF7_CBFF	PS[13]
RESERVED	0xFFF7_C000	0xFFF7_C7FF	PS[14] - PS[15]
RESERVED	0xFFF0_0000	0xFFF7_BFFF	N/A
FLASH CONTROL REGISTERS	0xFFE8_8000	0xFFE8_BFFF	N/A
MPU CONTROL REGISTERS	0xFFE8_4000	0xFFE8_4023	N/A

SPNS099-NOVEMBER 2004



interrupt priority

The central interrupt manager (CIM) portion of the SYS module manages the interrupt requests from the device modules (i.e., SPI1 or SPI2, SCI1 or SCI2, and RTI, etc.).

Although the CIM can accept up to 32 interrupt request signals, the A64 device only uses 21 of those interrupt request signals. The request channels are maskable so that individual channels can be selectively disabled. All interrupt requests can be programmed in the CIM to be of either type:

- Fast interrupt request (FIQ)
- Normal interrupt request (IRQ)

The precedences of request channels decrease with ascending channel order in the CIM (0, highest, and 31, lowest, priority). For these channel priorities and the associated modules, see Table 6.

Table 6. Interrupt Priority

MODULES	INTERRUPT SOURCES	INTERRUPT LEVEL/CHANNEL
SPI1	SPI1 end-transfer/overrun	0
RTI	COMP2 interrupt	1
RTI	COMP1 interrupt	2
RTI	TAP interrupt	3
SPI2	SPI2 end-transfer/overrun	4
GIO	Interrupt A	5
Reserved		6
HET	Interrupt A	7
Reserved		8
SCI1/SCI2	SCI1/SCI2 error interrupt	9
SCI1	SCI1 receive interrupt	10
C2Sla	C2SIa interrupt	11
Reserved		12
Reserved		13
SCC	Interrupt A	14
Reserved		15
MibADC	End event conversion	16
SCI2	SCI2 receive interrupt	17
Reserved		18
Reserved		19
SCI1	SCI1 transmit interrupt	20
System	SW interrupt (SSI)	21
Reserved		22
HET	Interrupt B	23
Reserved		24
SCC	Interrupt B	25
SCI2	SCI2 transmit interrupt	26
MibADC	End Group 1 conversion	27
Reserved		28
GIO	Interrupt B	29
MibADC	End Group 2 conversion	30
Reserved		31



MibADC

The multi-buffered analog-to-digital converter (MibADC) accepts an analog signal and converts the signal to a 10-bit digital value.

The A64 MibADC module can function in two modes: compatibility mode, where its programmer's model is compatible with the TMS470R1x ADC module and its digital results are stored in digital result registers; or in buffered mode, where the digital result registers are replaced with three FIFO buffers, one for each conversion group (event, group1 [G1], and group2 [G2]). In buffered mode, the MibADC buffers can be serviced by interrupts.

MibADC event trigger enhancements

The MibADC includes two major enhancements over the event-triggering capability of the TMS470R1x ADC.

- Both group1 and the event group can be configured for event-triggered operation, providing up to two event-triggered groups.
- The trigger source and polarity can be selected individually for both group1 and the event group from the three options identified in Table 7.

Table 7. MibADC	Event Hook	cup Configu	ration

EVENT #	SOURCE SELECT BITS FOR G1 OR EVENT (G1SRC[1:0] or EVSRC[1:0])	SIGNAL PIN NAME
EVENT1	00	ADEVT
EVENT2	01	HET18
EVENT3	10	HET19
EVENT4	11	Reserved

For group 1, these event-triggered selections are configured via the group1 source select bits (G1SRC[1:0]) in the AD event source register (ADEVTSRC.[5:4]). For the event group, these event-triggered selections are configured via the event group source select bits (EVSRC[1:0]) in the AD event source register (ADEVTSRC.[1:0]).

For more detailed functional information on the MibADC, see the *TMS470R1x Multi-Buffered Analog-to-Digital Converter (MibADC) Reference Guide* (literature number SPNU206).

SPNS099-NOVEMBER 2004



documentation support

Extensive documentation supports all of the TMS470 microcontroller family generation of devices. The types of documentation available include: data sheets with design specifications; complete user's guides; and errata sheets. Useful reference documentation includes:

- Rulletin
 - TMS470 Microcontroller Family Product Bulletin (literature number SPNB086)
- Data Sheets
 - TMS470R1A128 16/32Bit RISC Microcontroller (literature number SPNS098)
 - TMS470R1A64 16/32Bit RISC Microcontroller (literature number SPNS099)
 - TMS470R1A256 16/32Bit RISC Microcontroller (literature number SPNS100)
- User's Guides
 - TMS470R1x System Module Reference Guide (literature number SPNU189)
 - TMS470R1x GeneralPurpose Input/Output (GIO) Reference Guide (literature number SPNU192)
 - TMS470R1x Serial Peripheral Interface (SPI) Reference Guide SPNU195
 - TMS470R1x Serial Communication Interface (SCI) Reference Guide (literature number SPNU196)
 - TMS470R1x Controller Area Network (CAN) Reference Guide (literature number SPNU197)
 - TMS470R1x High End Timer (HET) Reference Guide (literature number SPNU199)
 - TMS470R1x External Clock Prescale (ECP) Reference Guide (literature number SPNU202)
 - TMS470R1x MultiBuffered AnalogtoDigital (MibADC) Reference Guide (literature number SPNU206)
 - TMS470R1x ZeroPin PhaseLocked Loop (ZPLL) Clock Module Reference Guide (literature number SPNU212)
 - TMS470R1x F05 Flash Reference Guide (literature number SPNU213)
 - TMS470R1x Class II Serial Interface B (C2SIb) Reference Guide (literature number SPNU214)
 - TMS470R1x Class II Serial Interface A (C2SIa) Reference Guide (literature number SPNU218)
 - TMS470 Peripherals Overview Reference Guide (literature number SPNU248)
- Errata Sheet:
 - TMS470R1A64 TMS470 Microcontrollers Silicon Errata (literature number SPNZ134)



device numbering conventions

Figure 2 illustrates the numbering and symbol nomenclature for the TMS470R1x family.




Figure 2. TMS470R1x Family Nomenclature

SPNS099-NOVEMBER 2004



device identification code register

The device identification code register identifies the silicon version, the technology family (TF), a ROM or Flash device, and an assigned device-specific part number (see Figure 3). The A64 device identification code register value is 0x083F.

31										16
						Reserved				
15		12	11	10	9		3	2	1	0
	VERSION		TF	R/F		PART NUMBER		1	1	1
	R-K		R-K	R-K		R-K		R-1	R-1	R-1

LEGEND: R = Read only; -K = value constant after $\overline{\text{RESET}}$; -1 = value after $\overline{\text{RESET}}$

Figure 3. TMS470 Device ID Bit Allocation Register

Table 8. TMS470 Device ID Bit Allocation Register Description

BIT	NAME	Value	DESCRIPTION
31–16	Reserved		Reads are undefined and writes have no effect.
15-12	VERSION		Silicon version (revision) These bits identify the silicon version of the device.
11	TF		Technology Family This bit distinguishes the technology family core power supply:
		0	3.3 V for F10/C10 devices
		1	1.8 V for F05/C05 devices
10	R/F		ROM/Flash This bit distinguishes between ROM and Flash devices:
		0	Flash device
		1	ROM device
9–3	PART NUMBER		Device-specific part number These bits identify the assigned device-specific part number. The assigned device-specific part number for the A64 device is 0000111.
2–0	1		Mandatory High Bits 2,1, and 0 are tied high by default.



DEVICE ELECTRICAL SPECIFICATIONS AND TIMING PARAMETERS

ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE(1)

Supply voltage ranges: $V_{CC}^{(2)}$ -0.5 V to 2.5 V

Supply voltage ranges: V_{CCIO} , V_{CCAD} , V_{CCP} (Flash pump)⁽²⁾ -0.5 V to 4.1 V

Input voltage range: All input pins -0.5 V to 4.1 V

Input clamp current: $I_{IK} (V_I < 0 \text{ or } V_I > V_{CCIO})$ $\pm 20 \text{ mA}$

All pins except ADIN[0:11], PORRST, TRST, TEST

and TCK

 I_{IK} (V_I < 0 or V_I > V_{CCAD}) $\pm 10 \text{ mA}$

ADIN[0:11]

Operating free-air temperature ranges, T_A: -40°C to 85°C

Operating junction temperature range, T J -40°C to 150°C

Storage temperature range, T_{stq} -65°C to 150°C

(2) All voltage values are with respect to their associated grounds.

DEVICE RECOMMENDED OPERATING CONDITIONS(1)

		MIN	NOM	MAX	UNIT
V _{CC}	Digital logic and Flash supply voltage (Core)	1.71		2.05	V
V _{CCIO}	Digital logic supply voltage (I/O)	3	3.3	3.6	V
V_{CCAD}	ADC supply voltage	3	3.3	3.6	V
V_{CCP}	Flash pump supply voltage	3	3.3	3.6	V
V _{SS}	Digital logic supply ground		0		V
V _{SSAD}	ADC supply ground	-0.1		0.1	V
T _A	Operating free-air temperature	-40		85	°C
T J	Operating junction temperature	-40		150	°C

⁽¹⁾ All voltages are with respect to V_{SS} , except V_{CCAD} , which is with respect to V_{SSAD} .

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SPNS099-NOVEMBER 2004



ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE $^{(1)}$

	PARAMETER		TEST CONDITIONS MIN TY MAX			
V _{hys}	Input hysteresis			0.15		V
V _{IL}	Low-level input voltage	All inputs (2)		-0 .3	0.8	V
V _{IH}	High-level input voltage	All inputs		2	V _{CCIO} + 0. 3	V
V _{th}	Input threshold voltage	AWD only		1.35	1.8	V
RDS _{ON}	Drain to source on resistance	AWD only ⁽³⁾	VOL = 0.35V @ IOL = 8mA		45	Ω
	1 1 1 t (4)		I _{OL} = I _{OL} MAX		0.2 V _{CCIO}	
V _{OL}	Low-level output voltage (4)		I _{OL} = 50 _μ A		0.2	V
\ /	Link lavel systems (4)		I _{OH} = I _{OH} MIN	0.8 V _{CCIO}		.,
V _{OH}	High-level output voltage ⁽⁴⁾		I _{OH} = 50 μ A	V _{CCIO} -0 .2		V
I _{IC}	Input clamp current (I/O pin	s) ⁽⁵⁾	$V_{1 < V_{SSIO}}$ -0. 3 or $V_{1 > V_{CCIO}}$ + 0. 3	-2	2	mA
		I _{IL} Pulldown	V _I =V _{SS}	-1	1	
		I _{IH} Pulldown	V _I = V _{CCIO}	5	40	
L	Input current (I/O pins)	I _{IL} Pullup	V _I =V _{SS}	-40	-5	μΑ
		I _{IH} Pullup	V _I = V _{CCIO}	-1	1	
		All other pins	No pullup or pulldown	-1	1	
I _{OL} Lo		CLKOUT, AWD, TDO	V _{OL} = V _{OL} MAX		8	1
	Low-level output current	RST, SPI1CLK, SPI1SOMI, SPI1SIMO, SPI2CLK, SPI2SOMI, SPI2SIMO	V _{OL} = V _{OL} MAX		4	mA
		All other output pins (6)	V _{OL} = V _{OL} MAX		2	
		CLKOUT, TDO	V _{OH} = V _{OH} MIN	-8		
I _{ОН}	High-level output current	SPI1CLK, SPI1SOMI, SPI1SIMO, SPI2CLK, SPI2SOMI, SPI2SIMO	V _{OH} = V _{OH} MIN	-4		mA
		All other output pins except RST ⁽⁶⁾	V _{OH} = V _{OH} MIN	-2		
С	Input capacitance				2	pF
Со	Output capacitance				3	pF
	V _{CC} Digital supply current	pipeline	SYSCLK = 48 MHz, ICLK = 24 MHz, V _{CC} = 2.05 V		75	mA
I _{CC}	(operating mode)	non-pipeline	SYSCLK = 24 MHz, ICLK = 12 MHz, V _{CC} = 2.05 V		50	mA
	V _{CC} Digital supply current (s	standby mode) (7)	OSCIN = 6 MHz, V _{CC} = 2.05 V		3.0	mA
	V _{CC} Digital supply current (I	halt mode)(7)	All frequencies, V _{CC} = 2.05 V		1.0	mA

Source currents (out of the device) are negative while sink currents (into the device) are positive. This does not apply to the $\overline{\text{PORRST}}$ pin. For $\overline{\text{PORRST}}$ exceptions, see the $\overline{\text{RST}}$ and $\overline{\text{PORRST}}$ timings section.

 \dot{V}_{OL} and V_{OH} are linear with respect to the amount of load current (I_{OL}/I_{OH}) applied.

Parameter does not apply to input-only or output-only pins. (5)

For Flash banks/pumps in sleep mode.

These values help to determine the external RC network circuit. For more details, see the TMS470R1x System Module Reference Guide (literature number SPNU189).

The 2 mA buffers on this device are called zero-dominant buffers. If two of these buffers are shorted together and one is outputting a low level and the other is outputting a high level, the resulting value will always be low.



SPNS099-NOVEMBER 2004




ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE (continued)

PARAMETER		TEST CONDITIONS	MIN TY MAX	UNIT
	V _{CCIO} Digital supply current (operating mode)	No DC load, $V_{CCIO} = 3.6 V^{(8)}$	10	mA
I _{CCIO}	V _{CCIO} Digital supply current (standby mode)	No DC load, $V_{CCIO} = 3.6 V^{(8)}$	300	μΑ
	V _{CCIO} Digital supply current (halt mode)	No DC load, $V_{CCIO} = 3.6 V^{(8)}$	300	μΑ
	V _{CCAD} supply current (operating mode)	All frequencies, V _{CCAD} = 3.6 V	15	mA
I _{CCAD}	V _{CCAD} supply current (standby mode)	All frequencies, V _{CCAD} = 3.6 V	20	μΑ
	V _{CCAD} supply current (halt mode)	All frequencies, V _{CCAD} = 3.6 V	20	μΑ
		V _{CCP} = 3.6 V read operation	45	mA
		V _{CCP} = 3.6 V program and erase	70	mA
I _{CCP}	V _{CCP} pump supply current	$V_{CCP} = 3.6 \text{ V}$ standby mode operation ⁽⁷⁾	20	μΑ
		V _{CCP} = 3.6 V halt mode operation ⁽⁷⁾	20	μΑ

⁽⁸⁾ I/O pins configured as inputs or outputs with no load. All pulldown inputs \leq 0.2 V. All pullup inputs \geq V_{CCIO} -0.2 V.

Parameter Measurement Information



 $\begin{array}{lll} \mbox{Where: } I_{OL} &= I_{OL} \mbox{ MAX for the respective pin}^{(A)} \\ I_{OH} &= I_{OH} \mbox{ MIN for the respective pin}^{(A)} \\ V_{LOAD} &= 1.5 \mbox{ V} \\ C_{L} &= 150\mbox{-pF typical load-circuit capacitance}^{(B)} \end{array}$

- A. For these values, see the electrical characteristics over recommended operating free-air temperature range table.
- B. All timing parameters measured using an external load capacitance of 150 pF unless otherwise noted.

Figure 4. Test Load Circuit

ADVANCE INFORMATION



CM

L

V

Low

Valid

timing parameter symbology

Compaction, CMPCT

Timing parameter symbols have been created in accordance with JEDEC Standard 100. To shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows:

RD

Read

High impedance

	,							
CO	CLKOUT	RST	Reset, RST					
ER	Erase	RX	SCInRX					
ICLK	Interface clock	S	Slave mode					
M	Master mode	SCC	SCInCLK					
OSC, OSCI	OSCIN	SIMO	SPInSIMO					
OSCO	OSCOUT	SOMI	SPInSOMI					
Р	Program, PROG	SPC	SPInCLK					
R	Ready	SYS	System clock					
R0	Read margin 0, RDMRGN0	TX	SCInTX					
R1	Read margin 1, RDMRGN1							
Lowercase su	ubscripts and their meanings are:							
а	access time	r	rise time					
С	cycle time (period)	su	setup time					
d	delay time	t	transition time					
f	fall time	٧	valid time					
h	hold time	W	pulse duration (width)					
The following	The following additional letters are used with these meanings:							
Н	High	Χ	Unknown, changing, or don't care level					

Ζ


SPNS099-NOVEMBER 2004



external reference resonator/crystal oscillator clock option

The oscillator is enabled by connecting the appropriate fundamental 4–20 MHz resonator/crystal and load capacitors across the external OSCIN and OSCOUT pins as shown in Figure 5a. The oscillator is a single-stage inverter held in bias by an integrated bias resistor. This resistor is disabled during leakage test measurement and HALT mode. TI strongly encourages each customer to submit samples of the device to the resonator/crystal vendors for validation. The vendors are equipped to determine what load capacitors will best tune their resonator/crystal to the microcontroller device for optimum start-up and operation over temperature/voltage extremes.

An external oscillator source can be used by connecting a 1.8-V clock signal to the OSCIN pin and leaving the OSCOUT pin unconnected (open) as shown in Figure 5b.



A. The values of C1 and C2 should be provided by the resonator/crystal vendor.

Figure 5. Crystal/Clock Connection



ZPLL and clock specifications

TIMING REQUIREMENTS FOR ZPLL CIRCUITS ENABLED OR DISABLED

		MIN	MAX	UNIT
f _(OSC)	Input clock frequency	4	20	MHz
t _{c(OSC)}	Cycle time, OSCIN	50		ns
t _{w(OSCIL)}	Pulse duration, OSCIN low	15		ns
t _{w(OSCIH)}	Pulse duration, OSCIN high	15		ns
f _(OSCRST)	OSC FAIL frequency ⁽¹⁾		53	kHz

⁽¹⁾ Causes a device reset (specifically a clock reset) by setting the RST OSC FAIL (GLBCTRL.15) and the OSC FAIL flag (GLBSTAT.1) bits equal to 1. For more detailed information on these bits and device resets, see the *TMS470R1x System Module Reference Guide* (literature number SPNU189).

SWITCHING CHARACTERISTICS OVER RECOMMENDED OPERATING CONDITIONS FOR CLOCKS $^{(1)(2)}$

	PARAMETER	TEST CONDITIONS (3)	MIN	MAX	UNIT
f _(SYS)	System clock frequency ⁽⁴⁾	Pipeline mode enabled		48	MHz
		Pipeline mode disabled		24	
f _(CONFIG)	System clock frequency - Flash config mode			24	MHz
f _(ICLK)	Interface clock frequency	Pipeline mode enabled		25	MHz
		Pipeline mode disabled		24	
f _(ECLK)	External clock output frequency for ECP Module	Pipeline mode enabled		25	MHz
		Pipeline mode disabled		24	
t _{c(SYS)}	Cycle time, system clock	Pipeline mode enabled	20.8		ns
		Pipeline mode disabled	41.6		
t _{c(CONFIG)}	Cycle time, system clock - Flash config mode		41.6		ns
t _{c(ICLK)}	Cycle time, interface clock	Pipeline mode enabled	40		ns
		Pipeline mode disabled	41.6		
t _{c(ECLK)}	Cycle time, ECP module external clock output	Pipeline mode enabled	40		ns
,		Pipeline mode disabled	41.6		

⁽¹⁾ $f_{(SYS)} = M \times f_{(OSC)} / R$, where M = {4 or 8}, R = {1,2,3,4,5,6,7,8} when PLLDIS = 0. R is the system-clock divider determined by the CLKDIVPRE [2:0] bits in the global control register (GLBCTRL.[2:0]) and M is the PLL multiplier determined by the MULT4 bit also in the GLBCTRL register (GLBCTRL.3).

 $f_{(SYS)} = f_{(OSC)} / R$, where $R = \{1,2,3,4,5,6,7,8\}$ when PLLDIS = 1.

 $f_{\text{(ICLK)}} = f_{\text{(SYS)}} / X$, where X = {1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16}. X is the interface clock divider ratio determined by the PCR0.[4:1] bits in the SYS module.

⁽²⁾ $f_{(ECLK)} = f_{(ICLK)} / N$, where N = {1 to 256}. N is the ECP prescale value defined by the ECPCTRL.[7:0] register bits in the ECP module.

⁽³⁾ Pipeline mode enabled or disabled is determined by the ENPIPE bit (FMREGOPT.0).

⁽⁴⁾ Flash Vread must be set to 5V to achieve maximum System Clock Frequency.

SPNS099-NOVEMBER 2004



SWITCHING CHARACTERISTICS OVER RECOMMENDED OPERATING CONDITIONS FOR EXTERNAL CLOCKS $^{(1)(2)(3)}$

(See Figure 6 and Figure 7)

NO.		PARAMETER	TEST CONDITION	MIN	MAX	UNIT
			SYSCLK or MCLK` (4)	0.5t _{c(SYS)} t _f		
1	t _{w(COL)}	Pulse duration, CLKOUT low	ICLK, X is even or 1 ⁽⁵⁾	0.5t _{c(ICLK)} - t _f		ns
			ICLK, X is odd and not 1 ⁽⁵⁾	$0.5t_{c(ICLK)} + 0.5t_{c(SYS)} - t_f$		
			SYSCLK or MCLK ⁽⁴⁾	0.5t _{c(SYS)} - t _r		
2	t _{w(COH)}	t _{w(COH)} Pulse duration, CLKOUT high	ICLK, X is even or 1 (5)	0.5tc(ICLK) - tr		ns
			ICLK, X is odd and not 1 ⁽⁵⁾	0.5t _{c(ICLK)} - 0.5t _{c(SYS)} - t _r		
		(EOL) Pulse duration, ECLK low	N is even and X is even or odd	0.5t _{c(ECLK)} - t _f		
3	t _{w(EOL)}		N is odd and X is even	0.5t _{c(ECLK)} - t _f		ns
			N is odd and X is odd and not 1	$0.5t_{c(ECLK)} + 0.5t_{c(SYS)} - t_{f}$		
		w(EOH) Pulse duration, ECLK high	N is even and X is even or odd	0.5t _{c(ECLK)} - t _r		
4	t _{w(EOH)}		N is odd and X is even	0.5t _{c(ECLK)} - t _r		ns
			N is odd and X is odd and not 1	$0.5t_{c(ECLK)} - 0.5t_{c(SYS)} - t_r$		

- $X = \{1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16\}$. X is the interface clock divider ratio determined by the PCR0.[4:1] bits in the SYS module.
- (2) (3) N = {1 to 256}. N is the ECP prescale value defined by the ECPCTRL.[7:0] register bits in the ECP module.
- CLKOUT/ECLK pulse durations (low/high) are a function of the OSCIN pulse durations when PLLDIS is active.
- Clock source bits selected as either SYSCLK (CLKCNTL.[6:5] = 11 binary) or MCLK (CLKCNTL.[6:5] = 10 binary).
- Clock source bits selected as ICLK (CLKCNTL.[6:5] = 01 binary).




Figure 6. CLKOUT Timing Diagram




Figure 7. ECLK Timing Diagram



RST and PORRST timings

TIMING REQUIREMENTS FOR PORRST

(see Figure 8)

NO.			MIN MAX	UNIT
	V _{CCPORL}	V _{CC} low supply level when PORRST must be active during power up	0.6	V
	V _{CCPORH}	V_{CC} high supply level when $\overline{\text{PORRST}}$ must remain active during power up and become active during power down	1.5	V
	V _{CCIOPORL}	V _{CCIO} low supply level when PORRST must be active during power up	1.1	V
	V _{CCIOPORH}	V _{CCIO} high supply level when PORRST must remain active during power up and become active during power down	2.75	V
	V _{IL}	Low-level input voltage after V _{CCIO} > V _{CCIOPORH}	0.2 V _{CCIO}	V
	V _{IL(PORRST)}	Low-level input voltage of PORRST before V _{CCIO} > V _{CCIOPORL}	0.5	V
3	t _{su(PORRST)r}	Setup time, $\overline{\text{PORRST}}$ active before V_{CCIOPORL} during power up	0	ms
5	t _{su(VCCIO)r}	Setup time, $V_{CCIO} > V_{CCIOPORL}$ before $V_{CC} > V_{CCPORL}$	0	ms
6	t _{h(PORRST)r}	Hold time, \overline{PORRST} active after $V_{CC} > V_{CCPORH}$	1	ms
7	t _{su(PORRST)f}	Setup time, $\overline{\text{PORRST}}$ active before $V_{\text{CC}} \le V_{\text{CCPORH}}$ during power down	8	ms
8	t _{h(PORRST)rio}	Hold time, PORRST active after V _{CC} > V _{CCIOPORH}	1	ms
9	t _{h(PORRST)d}	Hold time, PORRST active after V _{CC} < V _{CCPORL}	0	ms
10	t _{su(PORRST)fio}	Setup time, $\overline{\text{PORRST}}$ active before $V_{\text{CC}} \le V_{\text{CCIOPORH}}$ during power down	0	ms
11	t _{su(VCCIO)f}	Setup time, V _{CC} < V _{CCPORE} before V _{CCIO} < V _{CCIOPORL}	0	ms




Figure 8. PORRST Timing Diagram

SPNS099-NOVEMBER 2004



SWITCHING CHARACTERISTICS OVER RECOMMENDED OPERATING CONDITIONS FOR RST⁽¹⁾

	PARAMETER	MIN MAX	UNIT
1	Valid time, RST active after PORRST inactive	4112t _{c(OSC)}	200
^I v(RST)	Valid time, RST active (all others)	8t _{c(SYS)}	ns

(1) Specified values do NOT include rise/fall times. For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

JTAG SCAN INTERFACE TIMING

(JTAG clock specification 10-MHz and 50-pF load on TDO output)

NO.			MIN	MAX	UNIT
1	t _{c(JTAG)}	Cycle time, JTAG low and high period	50		ns
2	t _{su(TDI/TMS} - TCKr)	Setup time, TDI, TMS before TCK rise (TCKr)	15		ns
3	t _{h(TCKr} -TDI/TMS)	Hold time, TDI, TMS after TCKr	15		ns
4	t _{h(TCKf} -TDO)	Hold time, TDO after TCKf	10		ns
5	t _d (TCKf -TDO)	Delay time, TDO valid after TCK fall (TCKf)		45	ns




Figure 9. JTAG Scan Timing



OUTPUT TIMINGS

SWITCHING CHARACTERISTICS FOR OUTPUT TIMINGS VERSUS LOAD CAPACITANCE (C_L) (See Figure 10)

	PARAMETER		MIN	MAX	UNIT
		C _L = 15 pF	0.5	2.50	ns
	Disc time CLIVOLIT AND TOO	C _L = 50 pF	1.5	5	
t _r	Rise time, CLKOUT, AWD, TDO	C _L = 100 pF	3	9	
		C _L = 150 pF	4.5	12.5	
		C _L = 15 pF	0.5	2.5	
	Fall time CLIKOLIT AWD TDO	C _L = 50 pF	1.5	5	
t _f	Fall time, CLKOUT, AWD, TDO	C _L = 100 pF	3	9	ns
		C _L = 150 pF	4.5	12.5	
	Rise time, SPI1CLK, SPI1SOMI, SPI1SIMO, SPI2CLK, SPI2SOMI, SPI2SIMO	C _L = 15 pF	2.5	8	
		C _L = 50 pF	5	14	ns
t _r		C _L = 100 pF	9	23	
		C _L = 150 pF	13	32	
	Fall time, RST, SPI1CLK, SPI1SOMI, SPI1SIMO,	C _L = 15 pF	2.5	8	ns
		C _L = 50 pF	5	14	
t _f	SPI2CLK, SPI2SOMI, SPI2SIMO	C _L = 100 pF	9	23	
		C _L = 150 pF	13	32	
		C _L = 15 pF	2.5	10	
	Disa Cara all ather and advantages	C _L = 50 pF	6.0	25	
t _r	Rise time, all other output pins	C _L = 100 pF	12	45	ns
		C _L = 150 pF	18	65	
		C _L = 15 pF	3	10	ns
	Fall time all other output pine	C _L = 50 pF	8.5	25	
t _f	Fall time, all other output pins	C _L = 100 pF	16	45	
		C _L = 150 pF	23	65	




Figure 10. CMOS-Level Outputs



INPUT TIMINGS

TIMING REQUIREMENTS FOR INPUT TIMINGS(1)

(See Figure 11)

		MIN	MAX	UNIT
t _{pw}	Input minimum pulse width	t _{c(ICLK)} + 10		ns

(1) $t_{c(ICLK)}$ = interface clock cycle time = 1 / $f_{(ICLK)}$




Figure 11. CMOS-Level Inputs

FLASH TIMINGS

TIMING REQUIREMENTS FOR PROGRAM FLASH⁽¹⁾

		MIN	TYP	MAX	UNIT
t _{prog(16-bit)}	Half word (16-bit) programming time	4	16	200	μs
t _{prog(Total)}	64K-byte programming time (2)		1	4	S
t _{erase(sector)}	Sector erase time		2	15	S
t _{wec}	Write/erase cycles at T _A = 125°C			100	cycles

- For more detailed information on the Flash core sectors, see the Flash program and erase section of this data sheet.
- The 64K-byte programming times include overhead of state machine.

ADVANCE INFORMATION



SPIN MASTER MODE TIMING PARAMETERS

SPIN MASTER MODE EXTERNAL TIMING PARAMETERS

(CLOCK PHASE = 0, SPInCLK = output, SPInSIMO = output, and SPInSOMI = input) (1)(2)(3) (see Figure 12)

NO.			MIN	MAX	UNIT
1	t _{c(SPC)M}	Cycle time, SPInCLK ⁽⁴⁾	100	256t _{c(ICLK)}	ns
2(5)	t _{w(SPCH)M}	Pulse duration, SPInCLK high (clock polarity = 0)	0.5t _{c(SPC)M} - t _r	$0.5t_{c(SPC)M} + 5$	ns
2(-)	t _{w(SPCL)M}	Pulse duration, SPInCLK low (clock polarity = 1)	$0.5t_{c(SPC)M}$ - t_f	$0.5t_{c(SPC)M} + 5$	115
3(5)	t _{w(SPCL)M}	Pulse duration, SPInCLK low (clock polarity = 0)	$0.5t_{c(SPC)M}$ - t_f	$0.5t_{c(SPC)M} + 5$	ns
3(*)	t _{w(SPCH)M}	Pulse duration, SPInCLK high (clock polarity = 1)	$0.5t_{c(SPC)M}$ - t_r	$0.5t_{c(SPC)M} + 5$	115
4(5)	t _{d(SPCH-SIMO)M}	Delay time, SPInCLK high to SPInSIMO valid (clock polarity = 0)	0	10	ns
4(-)	t _{d(SPCL-SIMO)M}	Delay time, SPInCLK low to SPInSIMO valid (clock polarity = 1)	0	10	115
5 ⁽⁵⁾	t _{v(SPCL-SIMO)M}	Valid time, SPInSIMO data valid after SPInCLK low (clock polarity = 0)	t _{c(SPC)M} - 5 - t _f		
3(0)	t _{v(SPCH-SIMO)M}	Valid time, SPInSIMO data valid after SPInCLK high (clock polarity = 1)	t _{c(SPC)M} - 5 - t _r		ns
6 ⁽⁵⁾	t _{su(SOMI-SPCL)M}	Setup time, SPInSOMI before SPInCLK low (clock polarity = 0)	6		
0(0)	t _{su(SOMI-SPCH)M}	Setup time, SPInSOMI before SPInCLK high (clock polarity = 1)	6		ns
7(5)	t _{v(SPCL-SOMI)M}	Valid time, SPInSOMI data valid after SPInCLK low (clock polarity = 0)	4		20
7 ⁽⁵⁾	t _{v(SPCH-SOMI)M}	Valid time, SPInSOMI data valid after SPInCLK high (clock polarity = 1)	4		ns

- The MASTER bit (SPInCTRL2.3) is set and the CLOCK PHASE bit (SPInCTRL2.0) is cleared.
- (2)
- $t_{c(ICLK)}$ = interface clock cycle time = $1/f_{(ICLK)}$ For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table. (3)
- When the SPI is in master mode, the following must be true: For PS values from 1 to 255: $t_{c(SPC)M} \ge (PS + 1)t_{c(ICLK)} \ge 100$ ns, where PS is the prescale value set in the SPInCTL1.[12:5] register bits.
- For PS values of 0: $t_{c(SPC)M} = 2t_{c(ICLK)} \ge 100 \text{ ns.}$ (5) The active edge of the SPInCLK signal referenced is controlled by the CLOCK POLARITY bit (SPInCTRL2.1).




Figure 12. SPIn Master Mode External Timing (CLOCK PHASE = 0)

SPNS099-NOVEMBER 2004



SPIN MASTER MODE EXTERNAL TIMING PARAMETERS

(CLOCK PHASE = 1, SPInCLK = output, SPInSIMO = output, and SPInSOMI = input)(1)(2)(3) (see Figure 13)

NO.			MIN	MAX	UNIT
1	t _{c(SPC)M}	Cycle time, SPInCLK ⁽⁴⁾	100	256t _{c(ICLK)}	ns
2(5)	t _{w(SPCH)M}	Pulse duration, SPInCLK high (clock polarity = 0)	0.5t _{c(SPC)M} - t _r	$0.5t_{c(SPC)M} + 5$	ns
2(*)	t _{w(SPCL)M}	Pulse duration, SPInCLK low (clock polarity = 1)	0.5t _{c(SPC)M} - t _f	$0.5t_{c(SPC)M} + 5$	115
3(5)	t _{w(SPCL)M}	Pulse duration, SPInCLK low (clock polarity = 0)	0.5t _{c(SPC)M} - t _f	$0.5t_{c(SPC)M} + 5$	ns
3(*)	t _{w(SPCH)M}	Pulse duration, SPInCLK high (clock polarity = 1)	0.5t _{c(SPC)M} - t _r	$0.5t_{c(SPC)M} + 5$	115
4(5)	t _{v(SIMO-SPCH)M}	Valid time, SPInCLK high after SPInSIMO data valid (clock polarity = 0)	0.5t _{c(SPC)M} - 10		3
4(*)	t _{v(SIMO-SPCL)M}	Valid time, SPInCLK low after SPInSIMO data valid (clock polarity = 1)	0.5t _{c(SPC)M} - 10		ns
5 ⁽⁵⁾	t _{v(SPCH-SIMO)M}	Valid time, SPInSIMO data valid after SPInCLK high (clock polarity = 0)	t _{c(SPC)M} - 5 - t _f		ns
3(9)	$t_{v(SPCL\text{-SIMO})M}$	Valid time, SPInSIMO data valid after SPInCLK low (clock polarity = 1)	t _{c(SPC)M} - 5 - t _r		115
6 ⁽⁵⁾	t _{su(SOMI-SPCH)M}	Setup time, SPInSOMI before SPInCLK high (clock polarity = 0)	6		,
0(-)	t _{su(SOMI-SPCL)M}	Setup time, SPInSOMI before SPInCLK low (clock polarity = 1)	6		ns
7(5)	t _{v(SPCH-SOMI)M}	Valid time, SPInSOMI data valid after SPInCLK high (clock polarity = 0)	4		ns
1(-)	t _{v(SPCL-SOMI)M}	Valid time, SPInSOMI data valid after SPInCLK low (clock polarity = 1)	4		115

- The MASTER bit (SPInCTRL2.3) is set and the CLOCK PHASE bit (SPInCTRL2.0) is set.
- (2)
- $t_{\text{c(ICLK)}} = \text{interface clock cycle time} = 1 \ / \ f_{\text{(ICLK)}} \\ \text{For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.}$ (3)
- When the SPI is in master mode, the following must be true: For PS values from 1 to 255: $t_{c(SPC)M} \ge (PS + 1)t_{c(ICLK)} \ge 100$ ns, where PS is the prescale value set in the SPInCTL1.[12:5] register bits. For PS values of 0: $t_{c(SPC)M} = 2t_{c(ICLK)} \ge 100$ ns. The active edge of the SPInCLK signal referenced is controlled by the CLOCK POLARITY bit (SPInCTRL2.1).




Figure 13. SPIn Master Mode External Timing (CLOCK PHASE = 1)



SPIN SLAVE MODE TIMING PARAMETERS

SPIN SLAVE MODE EXTERNAL TIMING PARAMETERS

(CLOCK PHASE = 0, SPInCLK = input, SPInSIMO = input, and SPInSOMI = output)(1)(2)(3)(4) (see Figure 14)

NO.			MIN	MAX	UNIT	
1	t _{c(SPC)S}	Cycle time, SPInCLK ⁽⁵⁾	100	256t _{c(ICLK)}	ns	
2(6)	t _{w(SPCH)S}	Pulse duration, SPInCLK high (clock polarity = 0)	0.5t _{c(SPC)S} - 0.25t _{c(ICLK)}	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	ns	
2.,	t _{w(SPCL)S}	Pulse duration, SPInCLK low (clock polarity = 1)	$0.5t_{c(SPC)S}$ - $0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	113	
3(6)	t _{w(SPCL)S}	Pulse duration, SPInCLK low (clock polarity = 0)	$0.5t_{c(SPC)S}$ - $0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	ns	
3.7	t _{w(SPCH)S}	Pulse duration, SPInCLK high (clock polarity = 1)	$0.5t_{c(SPC)S}$ - $0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	113	
4 (6)	t _{d(SPCH-} SOMI)S	Delay time, SPInCLK high to SPInSOMI valid (clock polarity = 0)		6 + t _r	ns	
7.7	t _{d(SPCL} - SOMI)S	Delay time, SPInCLK low to SPInSOMI valid (clock polarity = 1)		6 + t _f	115	
5(6)	t _{v(SPCH} - SOMI)S	Valid time, SPInSOMI data valid after SPInCLK high (clock polarity = 0)	t _{c(SPC)S} - 6 - t _r		ns	
3(3)	t _{v(SPCL} - SOMI)S	Valid time, SPInSOMI data valid after SPInCLK low (clock polarity = 1)	t _{c(SPC)S} - 6 - t _f		115	
6 ⁽⁶⁾	t _{su(SIMO} - SPCL)S	Setup time, SPInSIMO before SPInCLK low (clock polarity = 0)	6		ns	
0,47	t _{su(SIMO} - SPCH)S	Setup time, SPInSIMO before SPInCLK high (clock polarity = 1)	6		115	
7(6)	t _{v(SPCL} - SIMO)S	Valid time, SPInSIMO data valid after SPInCLK low (clock polarity = 0)	6		ns	
7 (3)	t _{v(SPCH} - SIMO)S	Valid time, SPInSIMO data valid after SPInCLK high (clock polarity = 1)	6		115	

- (1) The MASTER bit (SPInCTRL2.3) is cleared and the CLOCK PHASE bit (SPInCTRL2.0) is cleared.
- If the SPI is in slave mode, the following must be true: $t_{c(SPC)S} \ge (PS + 1) t_{c(ICLK)}$, where PS = prescale value set in SPInCTL1.[12:5].
- For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.
- $t_{\text{c(ICLK)}}$ = interface clock cycle time = 1 /f_(ICLK) When the SPIn is in slave mode, the following must be true:
- For PS values from 1 to 255: t_{c(SPC)S}≥ (PS +1)t_{c(ICLK)}≥ 100 ns, where PS is the prescale value set in the SPInCTL1.[12:5] register bits. For PS values of 0: t_{c(SPC)S} = 2t_{c(ICLK)}≥ 100 ns.

 (6) The active edge of the SPInCLK signal referenced is controlled by the CLOCK POLARITY bit (SPInCTRL2.1).




Figure 14. SPIn Slave Mode External Timing (CLOCK PHASE = 0)



SPIN SLAVE MODE EXTERNAL TIMING PARAMETERS

(CLOCK PHASE = 1, SPInCLK = input, SPInSIMO = input, and SPInSOMI = output) (1)(2)(3)(4) (see Figure 15)

NO.			MIN	MAX	UNI T
1	t _{c(SPC)S}	Cycle time, SPInCLK ⁽⁵⁾	100	256t _{c(ICLK)}	ns
2(6)	t _{w(SPCH)S}	Pulse duration, SPInCLK high (clock polarity = 0)	0.5t _{c(SPC)S} - 0.25t _{c(ICLK)}	$\begin{array}{l} 0.5t_{c(SPC)S} + \\ 0.25t_{c(ICLK)} \end{array}$	ns
2(3)	t _{w(SPCL)S}	Pulse duration, SPInCLK low (clock polarity = 1)	0.5t _{c(SPC)S} - 0.25t _{c(ICLK)}	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	115
3(6)	t _{w(SPCL)S}	Pulse duration, SPInCLK low (clock polarity = 0)	0.5t _{c(SPC)S} - 0.25t _{c(ICLK)}	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	ns
3(*)	t _{w(SPCH)S}	Pulse duration, SPInCLK high (clock polarity = 1)	0.5t _{c(SPC)S} - 0.25t _{c(ICLK)}	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	115
4(6)	t _{v(SOMI-} SPCH)S	Valid time, SPInCLK high after SPInSOMI data valid (clock polarity = 0)	0.5t _{c(SPC)S} - 6 - t _r		ns
4(*)	t _{v(SOMI-} SPCL)S	Valid time, SPInCLK low after SPInSOMI data valid (clock polarity = 1)	0.5t _{c(SPC)S} - 6 - t _f		113
5(6)	t _{v(SPCH-} SOMI)S	Valid time, SPInSOMI data valid after SPInCLK high (clock polarity = 0)	0.5t _{c(SPC)S} - 6 - t _r		ns
3(%)	t _{v(SPCL} - SOMI)S	Valid time, SPInSOMI data valid after SPInCLK low (clock polarity = 1)	0.5t _{c(SPC)S} - 6 - t _f		115
6 ⁽⁶⁾	t _{su(SIMO} - SPCH)S	Setup time, SPInSIMO before SPInCLK high (clock polarity = 0)	6		no
3 (3)	t _{su(SIMO} - SPCL)S	Setup time, SPInSIMO before SPInCLK low (clock polarity = 1)	6		ns
7(6)	t _{v(SPCH-} SIMO)S	Valid time, SPInSIMO data valid after SPInCLK high (clock polarity = 0)	6		ne
1 (-)	t _{v(SPCL} - SIMO)S	Valid time, SPInSIMO data valid after SPInCLK low (clock polarity = 1)	6		ns

- The MASTER bit (SPInCTRL2.3) is cleared and the CLOCK PHASE bit (SPInCTRL2.0) is set.
- If the SPI is in slave mode, the following must be true: $t_{c(SPC)S} \ge (PS + 1) t_{c(ICLK)}$, where PS = prescale value set in SPInCTL1.[12:5]. For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

- (4) t_{c(ICLK)} = interface clock cycle time = 1 /f_(ICLK)
 (5) When the SPIn is in slave mode, the following must be true:
 For PS values from 1 to 255: t_{c(SPC)S}≥ (PS +1)t_{c(ICLK)}≥ 100 ns, where PS is the prescale value set in the SPInCTL1.[12:5] register bits.
 For PS values of 0: t_{c(SPC)S} = 2t_{c(ICLK)}≥ 100 ns.
 (6) The active edge of the SPInCLK signal referenced is controlled by the CLOCK POLARITY bit (SPInCTRL2.1).




Figure 15. SPIn Slave Mode External Timing (CLOCK PHASE = 1)




SCIn isosynchronous mode timings — internal clock

TIMING REQUIREMENTS FOR INTERNAL CLOCK SCIN ISOSYNCHRONOUS MODE (1)(2)(3)

(see Figure 16)

NO.	_		(BAUD IS EVEN OR		(BAUD + 1) IS ODD AND BAUD ≠ 0		UNIT
			MIN	MAX	MIN	MAX	
1	t _{c(SCC)}	Cycle time, SCInCLK	2t _{c(ICLK)}	2 ²⁴ t _{c(ICLK)}	3t _{c(ICLK)}	(2 ²⁴ -1) t _{c(ICLK)}	ns
2	t _{w(SCCL)}	Pulse duration, SCInCLK low	0.5t _{c(SCC)} - t _f	0.5t _{c(SCC)} + 5	$0.5t_{c(SCC)} + 0.5t_{c(ICLK)} - t_f$	$0.5t_{c(SCC)} + 0.5t_{c(ICLK)}$	ns
3	t _{w(SCCH)}	Pulse duration, SCInCLK high	0.5t _{c(SCC)} - t _r	0.5t _{c(SCC)} + 5	0.5t _{c(SCC)} - 0.5t _{c(ICLK)} - t _r	0.5t _{c(SCC)} - 0.5t _{c(ICLK)}	ns
4	t _{d(SCCH-} TXV)	Delay time, SCInCLK high to SCInTX valid		10		10	ns
5	t _{v(TX)}	Valid time, SCInTX data after SCInCLK low	t _{c(SCC)} - 10		t _{c(SCC)} - 10		ns
6	t _{su(RX-SCCL)}	Setup time, SCInRX before SCInCLK low	$t_{c(ICLK)} + t_f + 20$		$t_{c(ICLK)} + t_f + 20$		ns
7	t _{v(SCCL-RX)}	Valid time, SCInRX data after SCInCLK low	- t _{c(ICLK)} + t _f + 20		- t _{c(ICLK)} + t _f + 20		ns

- BAUD = 24-bit concatenated value formed by the SCI[H,M,L]BAUD registers.
- $t_{\text{c(ICLK)}}$ = interface clock cycle time = 1 / $f_{\text{(ICLK)}}$ For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table



Data transmission/reception characteristics for isosynchronous mode with internal clocking are similar to the asynchronous mode. Data transmission occurs on the SCICLK rising edge, and data reception occurs on the SCICLK falling edge.

Figure 16. SCIn Isosynchronous Mode Timing Diagram for Internal Clock

SCIn isosynchronous mode timings — external clock

TIMING REQUIREMENTS FOR EXTERNAL CLOCK SCIN ISOSYNCHRONOUS MODE (1)(2)


(see Figure 17)

NO.			MIN	MAX	UNIT
1	t _{c(SCC)}	Cycle time, SCInCLK ⁽³⁾	8t _{c(ICLK)}		ns
2	t _{w(SCCH)}	Pulse duration, SCInCLK high	0.5t _{c(SCC)} - 0.25t _{c(ICLK)}	$0.5t_{c(SCC)} + 0.25t_{c(ICLK)}$	ns
3	t _{w(SCCL)}	Pulse duration, SCInCLK low	0.5t _{c(SCC)} - 0.25t _{c(ICLK)}	$0.5t_{c(SCC)} + 0.25t_{c(ICLK)}$	ns
4	t _{d(SCCH-TXV)}	Delay time, SCInCLK high to SCInTX valid		$2t_{c(ICLK)} + 12 + t_r$	ns
5	$t_{v(TX)}$	Valid time, SCInTX data after SCInCLK low	2t _{c(SCC)} - 10		ns
6	t _{su(RX-SCCL)}	Setup time, SCInRX before SCInCLK low	0		ns
7	t _{v(SCCL-RX)}	Valid time, SCInRX data after SCInCLK low	2t _{c(ICLK)} + 10		ns

(1)

 $t_{\text{c(ICLK)}} = \text{interface clock cycle time} = 1 \ / \ f_{\text{(ICLK)}} \\ \text{For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.}$

When driving an external SCInCLK, the following must be true: $t_{c(SCC)} \ge 8t_{c(ICLK)}$



Data transmission/reception characteristics for isosynchronous mode with internal clocking are similar to the asynchronous mode. Data transmission occurs on the SCICLK rising edge, and data reception occurs on the SCICLK falling edge.

Figure 17. SCIn Isosynchronous Mode Timing Diagram for External Clock

ADVANCE INFORMATION



high-end timer (HET) timings

Minimum PWM output pulse width:

This is equal to one high resolution clock period (HRP). The HRP is defined by the 6-bit high resolution prescale factor (hr), which is user defined, giving prescale factors of 1 to 64, with a linear increment of codes.

Therefore, the minimum PWM output pulse width = HRP(min) = hr(min)/SYSCLK = 1/SYSCLK

For example, for a SYSCLK of 30 MHz, the minimum PWM output pulse width = 1/30 = 33.33ns

Minimum input pulses we can capture:

The input pulse width must be greater or equal to the low resolution clock period (LRP), i.e., the HET loop (the HET program must fit within the LRP). The LRP is defined by the 3-bit loop-resolution prescale factor (lr), which is user defined, with a power of 2 increment of codes. That is, the value of lr can be 1, 2, 4, 8, 16, or 32.

Therefore, the minimum input pulse width = LRP(min) = hr(min) * Ir(min)/SYSCLK = 1 * 1/SYSCLK

For example, with a SYSCLK of 30 MHz, the minimum input pulse width = 1 * 1/30 = 33.33 ns

NOTE:

Once the input pulse width is greater than LRP, the resolution of the measurement is still HRP. (That is, the captured value gives the number of HRP clocks inside the pulse.)

Abbreviations:

hr = HET high resolution divide rate = 1, 2, 3,...63, 64

Ir = HET low resolution divide rate = 1, 2, 4, 8, 16, 32

High resolution clock period = HRP = hr/SYSCLK

Loop resolution clock period = LRP = hr*lr/SYSCLK

standard CAN controller (SCC) mode timings

dynamic characteristics for the CANSTX and CANSRX pins

	PARAMETER	MIN	MAX	UNIT
t _{d(CANSTX)}	Delay time, transmit shift register to CANSTX pin ⁽¹⁾		15	ns
t _{d(CANSRX)}	Delay time, CANSRX pin to receive shift register		5	ns

(1) These values do not include rise/fall times of the output buffer.

SPNS099-NOVEMBER 2004



MULTI-BUFFERED A-TO-D CONVERTER (MibADC)

The multi-buffered A-to-D converter (MibADC) has a separate power bus for its analog circuitry. This power bus enhances the A-to-D performance by preventing digital switching noise on the logic circuitry that could be present on V_{SS} and V_{CC} from coupling into the A-to-D analog stage. All A-to-D specifications are given with respect to AD_{REFLO} unless otherwise noted.

Resolution 10 bits (1024 values)

Monotonic Assured

00h to 3FFh [00 for $V_{AI} \le AD_{REFLO}$; 3FF for $V_{AI} \ge AD_{REFHI}$] Output conversion code

MibADC recommended operating conditions⁽¹⁾

		MIN	MAX	UNIT
AD _{REFHI}	A-to-D high-voltage reference source	V _{SSAD}	V_{CCAD}	V
AD _{REFLO}	A-to-D low-voltage reference source	V_{SSAD}	V _{CCAD}	V
V _{AI}	Analog input voltage	V _{SSAD} - 0.3	$V_{CCAD} + 0.3$	V
I _{AIC}	Analog input clamp current ⁽²⁾ ($V_{AI} < V_{SSAD} - 0.3$ or $V_{AI} > V_{CCAD} + 0.3$)	-2	2	mA

- For V_{CCAD} and V_{SSAD} recommended operating conditions, see the "device recommended operating conditions" table.
- Input currents into any ADC input channel outside the specified limits could affect conversion results of other channels.

operating characteristics over full ranges of recommended operating conditions (1)(2)

	PARAMETER	DESCRIPTION/CONDITION	IS	MIN	TYP	MAX	UNIT
R_{i}	Analog input resistance	See Figure 18.			250	500	Ω
Ci	Analog input capacitance	See Figure 18.	Conversion			10	pF
Ci	Analog input capacitance	See Figure 16.	Sampling			30	pF
I _{AIL}	Analog input leakage current	See Figure 18.		-1		1	μΑ
I _{ADREFHI}	AD _{REFHI} input current	AD _{REFHI} = 3.6 V, AD _{REFLO} = V _{SSAD}				5	mA
CR	Conversion range over which specified accuracy is maintained	AD _{REFHI} - AD _{REFLO}				3.6	V
E _{DNL}	Differential nonlinearity error	Difference between the actual step width and the ideal value after offset correction. See Figure 19.				±2	LSB
E _{INL}	Integral nonlinearity error	Maximum deviation from the best straight line through the MibADC. MibADC transfer characteristics, exclud- ing the quantization error after offset correction. See Figure 20.				±2	LSB
E _{TOT}	Total error/Absolute accuracy	Maximum value of the difference between an analog value and the ideal midstep value. See Figure 21.				±2	LSB

- (1) $V_{CCAD} = AD_{REFHI}$ (2) $1 LSB = (AD_{REFHI} AD_{REFLO})/ 2^{10}$ for the MibADC







Figure 18. MibADC Input Equivalent Circuit

multi-buffer ADC timing requirements

		MIN	MAX	UNIT
t _{c(ADCLK)}	Cycle time, MibADC clock	0.05		μs
t _{d(SH)}	Delay time, sample and hold time	1		μs
$t_{d(C)}$	Delay time, conversion time	0.55		μs
t _{d(SHC)} ⁽¹⁾	Delay time, total sample/hold and conversion time	1.55		μs

⁽¹⁾ This is the minimum sample/hold and conversion time that can be achieved. These parameters are dependent on many factors; for more details, see the TMS470R1x Multi-Buffered Analog-to-Digital Converter (MibADC) Reference Guide (literature number SPNU206).


The differential nonlinearity error shown in Figure 19 (sometimes referred to as differential linearity) is the difference between an actual step width and the ideal value of 1 LSB.



A. 1 LSB = $(AD_{REFHI} - AD_{REFLO})/2^{10}$

Figure 19. Differential Nonlinearity (DNL)

The integral nonlinearity error shown in Figure 20 (sometimes referred to as linearity error) is the deviation of the values on the actual transfer function from a straight line.




A. 1 LSB = $(AD_{REFHI} - AD_{REFLO})/2^{10}$

Figure 20. Integral Nonlinearity (INL) Error

ADVANCE INFORMATION

The absolute accuracy or total error of an MibADC as shown in Figure 21 is the maximum value of the difference between an analog value and the ideal midstep value.



A. 1 LSB = $(AD_{REFHI} - AD_{REFLO})/2^{10}$

Figure 21. Absolute Accuracy (Total) Error

Thermal Characteristics

PARAMETER	°C/W
$R_{\Theta JA}$	48
$R_{\Theta JC}$	5



PACKAGE OPTION ADDENDUM

15-Jul-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins Packaç Qty	je Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TMX470R1A64PN	PREVIEW	LQFP	PN	80 1	TBD	Call TI	Call TI

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in

a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PN (S-PQFP-G80)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265