

# N-Channel Enhancement-Mode Vertical DMOS FETs

## **Ordering Information**

BV <sub>DSS</sub> /	R <sub>DS(ON)</sub> (max)	I <sub>D(ON)</sub> (min)	V <sub>GS(th)</sub> (max)	Order Number / Package		
BV <sub>DGS</sub>				TO-92	SOW-20*	
40V	0.75Ω	4.0A	1.6V	TN0604N3	_	
40V	1.0Ω	4.0A	1.6V	_	TN0604WG	

<sup>\*</sup> Same as SO-20 with 300 mil wide body.

#### **Features**

- Low threshold 1.6V max.
- High input impedance
- ☐ Low input capacitance 140pF typical
- Fast switching speeds
- Low on resistance
- Free from secondary breakdown
- Low input and output leakage
- Complementary N- and P-channel devices

### **Applications**

- Logic level interfaces ideal for TTL and CMOS
- ☐ Solid state relays
- Battery operated systems
- Photo voltaic drives
- Analog switches
- General purpose line drivers
- Telecom switches

# **Absolute Maximum Ratings**

Drain-to-Source Voltage	BV <sub>DSS</sub>
Drain-to-Gate Voltage	BV <sub>DGS</sub>
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

Distance of 1.6 mm from case for 10 seconds.

# Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

# **Package Options**



#### **Thermal Characteristics**

Package	I <sub>D</sub> (continuous)*	I <sub>D</sub> (pulsed)	Power Dissipation @ T <sub>C</sub> = 25°C	$^{ heta_{ extsf{jc}}}$ $^{\circ}$ C/W	θ <sub>ja</sub> °C/W	I <sub>DR</sub> *	I <sub>DRM</sub>
TO-92	700mA	4.6A	1W	125	170	700mA	4.6A
SOW-20	Refer to Enhancement Mode MOSFET Arrays Section.						


 $<sup>^*</sup>$  I<sub>D</sub> (continuous) is limited by max rated T<sub>i</sub>.

# Electrical Characteristics (@ 25°C unless otherwise specified)


Symbol	Parameter		Min	Тур	Max	Unit	Conditions	
$BV_{DSS}$	Drain-to-Source Breakdown Voltage		40			V	$V_{GS} = 0V$ , $I_D = 2.0$ mA	
$V_{GS(th)}$	Gate Threshold Voltage		0.6		1.6	V	$V_{GS} = V_{DS}$ , $I_D = 1.0 \text{mA}$	
$\Delta V_{GS(th)}$	Change in V <sub>GS(th)</sub> with Temperature			-3.8	-4.5	mV/°C	$V_{GS} = V_{DS}$ , $I_D = 2.5 \text{mA}$	
I <sub>GSS</sub>	Gate Body Leakage				100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current				10	μΑ	$V_{GS} = 0V$ , $V_{DS} = Max$ Rating	
					1.0	mA	$V_{GS} = 0V$ , $V_{DS} = 0.8$ Max Rating $T_A = 125$ °C	
I <sub>D(ON)</sub>	ON-State Drain Current		1.5	2.1			$V_{GS} = 5V, V_{DS} = 20V$	
			4.0	7.0		Α	V <sub>GS</sub> = 10V, V <sub>DS</sub> = 20V	
R <sub>DS(ON)</sub>	Static Drain-to-Source ON-State Resistance	TO-92/SOW-20		1.0	1.6	Ω	$V_{GS} = 5V, I_D = 0.75A$	
		TO-92		0.6	0.75	Ω	V <sub>GS</sub> = 10V, I <sub>D</sub> = 1.5A	
		SOW - 20			1.0			
$\Delta R_{DS(ON)}$	Change in R <sub>DS(ON)</sub> with Temperature			0.5	0.75	%/°C	V <sub>GS</sub> = 10V, I <sub>D</sub> = 1.5A	
G <sub>FS</sub>	Forward Transconductance		0.5	0.8		Ω	V <sub>DS</sub> = 20V, I <sub>D</sub> = 1.5A	
C <sub>ISS</sub>	Input Capacitance			140	190		$V_{GS} = 0V$ , $V_{DS} = 20V$ f = 1 MHz	
C <sub>oss</sub>	Common Source Output Capacitance			75	110	pF		
C <sub>RSS</sub>	Reverse Transfer Capacitance			25	50			
t <sub>d(ON)</sub>	Turn-ON Delay Time				10		V <sub>DD</sub> = 20V	
t <sub>r</sub>	Rise Time				6.0	ns	$I_{D} = 20V$ $I_{D} = 0.5A$ $R_{GEN} = 25\Omega$	
t <sub>d(OFF)</sub>	Turn-OFF Delay Time				25	1		
t <sub>f</sub>	Fall Time				20			
$V_{SD}$	Diode Forward Voltage Drop			1.2	1.8	V	$V_{GS} = 0V, I_{SD} = 1.5A$	
t <sub>rr</sub>	Reverse Recovery Time			300		ns	$V_{GS} = 0V$ , $I_{SD} = 1A$	


#### Notes


- 1: All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test:  $300\mu s$  pulse, 2% duty cycle.)
- 2: All A.C. parameters sample tested.




# **Typical Performance Curves**









Maximum Rated Safe Operating Area




#### Saturation Characteristics




Power Dissipation vs. Case Temperature




Thermal Response Characteristics




# **Typical Performance Curves**









Capacitance vs. Drain-to-Source Voltage




On-Resistance vs. Drain Current



V<sub>(th)</sub> and R<sub>DS</sub> Variation with Temperature



Gate Drive Dynamic Characteristics



02/06/02