



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	$V_{GS(th)}$ (max)	Order Number / Package
20V	1.3Ω	0.5A	1.0V	TO-92 TN0702N3

Features

- Low threshold — 1.0 volt max
- On resistance guaranteed at $V_{GS} = 2, 3,$ and 5 volts
- High input impedance
- Low input capacitance — 130pF typical
- Fast switching speeds
- Low on resistance
- Free from secondary breakdown
- Low input and output leakage

Low Threshold DMOS Technology


These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Applications

- Logic level interfaces
- Solid state relays
- Battery operated systems
- Photo voltaic drives
- Analog switches
- General purpose line drivers
- Telecom switches

Package Option



Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

*Distance of 1.6 mm from case for 10 seconds maximum.

Note: See Package Outline section for dimensions.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ $T_C = 25^\circ\text{C}$	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}^*	I_{DRM}
TO-92	0.53A	1.0A	1W	125	170	0.53A	1.0A

* I_D (continuous) is limited by max rated T_j .



Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	20			V	$V_{GS} = 0V, I_D = 1\text{mA}$
$V_{GS(\text{th})}$	Gate Threshold Voltage	0.5	0.8	1.0	V	$V_{GS} = V_{DS}, I_D = 1.0\text{mA}$
$\Delta V_{GS(\text{th})}$	Change in $V_{GS(\text{th})}$ with Temperature			-4.0	mV/°C	$V_{GS} = V_{DS}, I_D = 1.0\text{mA}$
I_{GSS}	Gate Body Leakage			100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$
I_{DSS}	Zero Gate Voltage Drain Current			100	nA	$V_{DS} = 20V, V_{GS} = 0V$
				100	μA	$V_{DS} = 0.8 \text{ Max Rating}, V_{GS} = 0V, T_A = 125^\circ\text{C}$
$I_{D(\text{ON})}$	ON-State Drain Current	0.5	1.0		A	$V_{GS} = V_{DS} = 5V$
$R_{DS(\text{ON})}$	Static Drain-to-Source ON-State Resistance		4.0	5.0	Ω	$V_{GS} = 2V, I_D = 50\text{mA}$
			1.9	2.5		$V_{GS} = 3V, I_D = 200\text{mA}$
			1.0	1.3		$V_{GS} = 5V, I_D = 500\text{mA}$
$\Delta R_{DS(\text{ON})}$	Change in $R_{DS(\text{ON})}$ with Temperature			0.75	%/°C	$V_{GS} = 5V, I_D = 500\text{mA}$
G_{FS}	Forward Transconductance	100	500		mS	$V_{DS} = 5V, I_D = 500\text{mA}$
C_{ISS}	Input Capacitance		130	200	pF	$V_{GS} = 0V, V_{DS} = 20V, f = 1\text{MHz}$
C_{OSS}	Common Source Output Capacitance		70	125		
C_{RSS}	Reverse Transfer Capacitance		30	60		
$t_{d(\text{ON})}$	Turn-ON Delay Time			20	ns	$V_{DD} = 20V, I_D = 0.5A, R_{GEN} = 25\Omega$
t_r	Rise Time			20		
$t_{d(\text{OFF})}$	Turn-OFF Delay Time			30		
t_f	Fall Time			20		
V_{SD}	Diode Forward Voltage Drop			1.0	V	$V_{GS} = 0V, I_{SD} = 0.5A$

Notes:

- All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300 μs pulse, 2% duty cycle.)
- All A.C. parameters sample tested.

Switching Waveforms and Test Circuit



Typical Performance Curves

