



# P-Channel Enhancement-Mode Vertical DMOS FETs

## **Ordering Information**

BV <sub>DSS</sub> / BV <sub>DGS</sub>	R <sub>DS(ON)</sub> (max)	I <sub>D(ON)</sub> (min)	V <sub>GS(th)</sub> (max)	Order Number / Package		
				TO-92	SOW-20*	
-40V	2.0Ω	-2.0A	-2.4V	TP0604N3	TP0604WG	

<sup>\*</sup> Same as SO-20 with 300 mil wide body.

#### **Features**

- Low threshold -2.4V max.
- High input impedance
- Low input capacitance 95pF typical
- Fast switching speeds
- Low on resistance
- Free from secondary breakdown
- Low input and output leakage
- Complementary N- and P-channel devices

#### **Applications**

- Logic level interfaces ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drives
- Analog switches
- General purpose line drivers
- ☐ Telecom switches

## **Absolute Maximum Ratings**

Drain-to-Source Voltage	$BV_{DSS}$
Drain-to-Gate Voltage	$BV_{DGS}$
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C


Distance of 1.6 mm from case for 10 seconds.

## Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

## **Package Options**



#### **Thermal Characteristics**

Package	I <sub>D</sub> (continuous)*	I <sub>D</sub> (pulsed)	Power Dissipation @ T <sub>C</sub> = 25°C	$ heta_{ extsf{jc}}$ °C/W	$ heta_{ja}$ °C/W	I <sub>DR</sub> *	I <sub>DRM</sub>
TO-92	-0.43A	-4.2A	1W	125	170	-0.43A	-4.2A
SOW-20	Refer to Enhancement Mode MOSFET Arrays Section						

<sup>\*</sup> I<sub>D</sub> (continuous) is limited by max rated T<sub>j.</sub>


# Electrical Characteristics (@ 25°C unless otherwise specified)


Symbol	Parameter	Min	Тур	Max	Unit	Conditions	
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	-40			V	$V_{GS} = 0V, I_{D} = -2.0mA$	
V <sub>GS(th)</sub>	Gate Threshold Voltage	-1.0		-2.4	V	$V_{GS} = V_{DS}$ , $I_D = -1.0$ mA	
$\Delta V_{GS(th)}$	Change in V <sub>GS(th)</sub> with Temperature		-3.0	-4.5	mV/°C	$V_{GS} = V_{DS}$ , $I_D = -1.0$ mA	
I <sub>GSS</sub>	Gate Body Leakage			-100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current			-10	μΑ	$V_{GS} = 0V$ , $V_{DS} = Max$ Rating	
				-1.0	mA	$V_{GS} = 0V$ , $V_{DS} = 0.8$ Max Rating $T_A = 125$ °C	
I <sub>D(ON)</sub>	ON-State Drain Current	-0.4	-0.6		Α	$V_{GS} = -5V, V_{DS} = -20V$	
		-2.0	-3.3			$V_{GS} = -10V, V_{DS} = -20V$	
R <sub>DS(ON)</sub>	Static Drain-to-Source		2.0	3.5	Ω	$V_{GS} = -5V, I_D = -250mA$	
	ON-State Resistance		1.5	2.0		$V_{GS} = -10V, I_D = -1.0A$	
$\Delta R_{DS(ON)}$	Change in R <sub>DS(ON)</sub> with Temperature		0.75	1.2	%/°C	V <sub>GS</sub> = -10V, I <sub>D</sub> = -1.0A	
G <sub>FS</sub>	Forward Transconductance	0.4	0.6		$^{\circ}$	$V_{DS} = -20V, I_{D} = -1.0A$	
C <sub>ISS</sub>	Input Capacitance		95	150			
C <sub>OSS</sub>	Common Source Output Capacitance		85	120	pF	$V_{GS} = 0V$ , $V_{DS} = -20V$ f = 1 MHz	
C <sub>RSS</sub>	Reverse Transfer Capacitance		35	60			
t <sub>d(ON)</sub>	Turn-ON Delay Time		5.0	8			
t <sub>r</sub>	Rise Time		7.0	18		$V_{DD} = -20V$	
t <sub>d(OFF)</sub>	Turn-OFF Delay Time		10	15	ns	$I_D = -1.0A$ $R_{GFN} = 25\Omega$	
t <sub>f</sub>	Fall Time		6.0	19		. 'GEN - 2011	
V <sub>SD</sub>	Diode Forward Voltage Drop		-1.3	-2.0	V	$V_{GS} = 0V, I_{SD} = -1.5A$	
t <sub>rr</sub>	Reverse Recovery Time		300		ns	$V_{GS} = 0V, I_{SD} = -1.5A$	

#### Notes


- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test:  $300\mu s$  pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.


## **Switching Waveforms and Test Circuit**







## **Typical Performance Curves**









Maximum Rated Safe Operating Area




#### Saturation Characteristics



Power Dissipation vs. Case Temperature



Thermal Response Characteristics



# **Typical Performance Curves**

