



P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV _{DSS} / BV _{DGS}	R _{DS(ON)} (max)	I _{D(ON)} (min)	V _{GS(th)} (max)	Order Number / Package
				TO-92
-200V	12Ω	-0.75A	-2.4V	TP0620N3

† MIL visual screening available

Features

- Low threshold — -2.4 V max
- High input impedance
- Low input capacitance — 85pF typical
- Fast switching speeds
- Low on resistance
- Free from secondary breakdown
- Low input and output leakage
- Complementary N- and P-channel devices

Applications

- Logic level interfaces – ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drives
- Analog switches
- General purpose line drivers
- Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage	BV _{DSS}
Drain-to-Gate Voltage	BV _{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Option



Thermal Characteristics

Package	I _D (continuous)*	I _D (pulsed)	Power Dissipation @ T _C = 25°C	θ _{Jc} °C/W	θ _{Ja} °C/W	I _{DR} *	I _{DRM}
TO-92	-175mA	-0.8A	1W	125	170	-175mA	-0.8A

* I_D (continuous) is limited by max rated T_J.



Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	-200			V	V _{GS} = 0V, I _D = -2.0mA
V _{GS(th)}	Gate Threshold Voltage	-1.0		-2.4	V	V _{GS} = V _{DS} , I _D = -1.0mA
ΔV _{GS(th)}	Change in V _{GS(th)} with Temperature			-4.5	mV/°C	V _{GS} = V _{DS} , I _D = -1.0mA
I _{GSS}	Gate Body Leakage			-100	nA	V _{GS} = ±20V, V _{DS} = 0V
I _{DSS}	Zero Gate Voltage Drain Current			-10	μA	V _{GS} = 0V, V _{DS} = Max Rating
				-1.0	mA	V _{GS} = 0V, V _{DS} = 0.8 Max Rating T _A = 125°C
I _{D(ON)}	ON-State Drain Current	-0.25			A	V _{GS} = -5V, V _{DS} = -25V
		-0.75				V _{GS} = -10V, V _{DS} = -25V
R _{DS(ON)}	Static Drain-to-Source ON-State Resistance		9.0	15	Ω	V _{GS} = -5V, I _D = -0.1A
			7.0	12		V _{GS} = -10V, I _D = -0.2A
ΔR _{DS(ON)}	Change in R _{DS(ON)} with Temperature			1.7	%/°C	V _{GS} = -10V, I _D = -0.2A
G _{FS}	Forward Transconductance	100	150		mS	V _{DS} = -25V, I _D = -0.4A
C _{ISS}	Input Capacitance		85	150	pF	V _{GS} = 0V, V _{DS} = -25V f = 1 MHz
C _{OSS}	Common Source Output Capacitance		30	85		
C _{RSS}	Reverse Transfer Capacitance		10	35		
t _{d(ON)}	Turn-ON Delay Time			10	ns	V _{DD} = -25V I _D = -0.75A R _{GEN} = 25Ω
t _r	Rise Time			15		
t _{d(OFF)}	Turn-OFF Delay Time			20		
t _f	Fall Time			16		
V _{SD}	Diode Forward Voltage Drop			-1.8	V	V _{GS} = 0V, I _{SD} = -0.5A
t _{rr}	Reverse Recovery Time		300		ns	V _{GS} = 0V, I _{SD} = -0.5A

Notes:


- All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300μs pulse, 2% duty cycle.)
- All A.C. parameters sample tested.

Switching Waveforms and Test Circuit




Typical Performance Curves


Output Characteristics




Saturation Characteristics




Transconductance vs. Drain Current




Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area




Thermal Response Characteristics




Typical Performance Curves


BV_{DSS} Variation with Temperature




On-Resistance vs. Drain Current




Transfer Characteristics



V_(th) and R_{DS} Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics

