



P-Channel Enhancement-Mode **Vertical DMOS FETs**

Ordering Information

BV _{DSS} /	R _{DS(ON)}	V _{GS(th)}	I _{D(ON)}	Order Numbe	Order Number / Package		
BV _{DGS}	(max)	(max)	(min)	TO-243AA*	Die		
-240V	8.0Ω	-2.4V	-800mA	TP2424N8	TP2424ND		

^{*} Same as SOT-89. Product supplied on 2000 piece carrier tape reels.

Features

- Low threshold
- High input impedance
- Low input capacitance
- Fast switching speeds
- Free from secondary breakdown
- Low input and output leakage
- Complementary N- and P-channel devices


Applications

- ☐ Logic level interfaces ideal for TTL and CMOS NWW.DZSC.COM
- Solid state relays
- Linear Amplifiers
- **Power Management**
- Analog switches
- Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage	BV _{DSS}
Drain-to-Gate Voltage	BV _{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

^{*} Distance of 1.6 mm from case for 10 seconds




Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) power transistors utilize a vertical DMOS structure and Supertex's wellproven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Option



Thermal Characteristics

Package	I _D (continuous)*	I _D (pulsed)	Power Dissipation	$ heta_{\sf jc}$	$ heta_{ja}$	I _{DR} *	I _{DRM}
			@ T _A = 25°C	°C/W	°C/W		
TO-243AA	-316mA	-1.9A	1.6W [†]	15	78 [†]	-316mA	-1.9A

^{*} I_D (continuous) is limited by max rated T_i .

Electrical Characteristics (@ 25°C unless otherwise specified)


Symbol	Parameter	Min	Тур	Max	Unit	Conditions	
BV _{DSS}	Drain-to-Source Breakdown Voltage	-240			V	$V_{GS} = 0V, I_D = -250\mu A$	
V _{GS(th)}	Gate Threshold Voltage	-1.0		-2.4	V	$V_{GS} = V_{DS}$, $I_D = -1.0$ mA	
$\Delta V_{GS(th)}$	Change in V _{GS(th)} with Temperature			4.5	mV/°C	$V_{GS} = V_{DS}$, $I_D = -1.0$ mA	
I _{GSS}	Gate Body Leakage			-100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
I _{DSS}	Zero Gate Voltage Drain Current			-10.0	μΑ	V _{GS} = 0V, V _{DS} = Max Rating	
				-1.0	mA	$V_{GS} = 0V$, $V_{DS} = 0.8$ Max Rating $T_A = 125$ °C	
I _{D(ON)}	ON-State Drain Current	-0.3			Α	$V_{GS} = -4.5V, V_{DS} = -25V$	
		-0.8				$V_{GS} = -10V, V_{DS} = -25V$	
R _{DS(ON)}	Static Drain-to-Source			10.0	Ω	$V_{GS} = -4.5V, I_D = -150mA$	
	ON-State Resistance			8.0		$V_{GS} = -10V, I_D = -500mA$	
$\Delta R_{DS(ON)}$	Change in R _{DS(ON)} with Temperature			0.75	%/°C	$V_{GS} = -10V, I_D = -500mA$	
G _{FS}	Forward Transconductance	150			m&	$V_{DS} = -25V, I_{D} = -200mA$	
C _{ISS}	Input Capacitance			200	pF	$V_{GS} = 0V, V_{DS} = -25V$ f = 1.0 MHz	
C _{OSS}	Common Source Output Capacitance			100			
C _{RSS}	Reverse Transfer Capacitance			40			
t _{d(ON)}	Turn-ON Delay Time			20		V_{DD} = -25V, I_{D} = -250mA, R_{GEN} = 25 Ω	
t _r	Rise Time			30	ns		
t _{d(OFF)}	Turn-OFF Delay Time			35			
t _f	Fall Time			25			
V_{SD}	Diode Forward Voltage Drop			-1.5	V	$V_{GS} = 0V, I_{SD} = -500 \text{mA}$	
t _{rr}	Reverse Recovery Time		300		ns	V _{GS} = 0V, I _{SD} = -500mA	


Notes:

1.All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: $300\mu s$ pulse, 2% duty cycle.)

2.All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





11/12/01

 $^{^{\}dagger}$ Mounted on FR5 board, 25mm x 25mm x 1.57mm. Significant $P_{_{D}}$ increase possible on ceramic substrate.