查询TP3040供应商

捷多邦,专业PCB打样工厂,24小时加急出货

September 1994

TP3040, TP3040A PCM Monolithic Filter

National Semiconductor

TP3040, TP3040A PCM Monolithic Filter

General Description

The TP3040/TP3040A filter is a monolithic circuit containing both transmit and receive filters specifically designed for PCM CODEC filtering applications in 8 kHz sampled systems.

The filter is manufactured using microCMOS technology and switched capacitor integrators are used to simulate classical LC ladder filters which exhibit low component sensitivity.

TRANSMIT FILTER STAGE

The transmit filter is a fifth order elliptic low pass filter in series with a fourth order Chebyshev high pass filter. It provides a flat response in the passband and rejection of signals below 200 Hz and above 3.4 kHz.

RECEIVE FILTER STAGE

The receive filter is a fifth order elliptic low pass filter designed to reconstruct the voice signal from the decoded/demultiplexed signal which, as a result of the sampling process, is a stair-step signal having the inherent sin x/x frequency response. The receive filter approximates the function required to compensate for the degraded frequency response and restore the flat passband response.

Features

- Designed for D3/D4 and CCITT applications
- +5V, -5V power supplies
 Low power consumption:
 - 45 mW (0 dBm0 into 600Ω) 30 mW (power amps disabled)
- Power down mode: 0.5 mW20 dB gain adjust range
- No external anti-aliasing components
- Sin x/x correction in receive filter
- 50/60 Hz rejection in transmit filter
- TTL and CMOS compatible logic
- All inputs protected against static discharge due to handling

Block Diagram GSX TRANSMIT FILTER VFXI HIGH PASS LOW PASS POST-16 PREFILTER VFXO FILTER VFXI+ FILTER FILTER 14 - CLKO CLOCK <u>12</u> CLK PWRO-SELECT LOGIC 10 VFRI LOW PASS POST-PRE-PWR0-FILTER FILTER FILTER RECEIVE FILTER 15 13 5 9 8 11 PWRI VFRO vcc VBB GNDD GNDA PDN TL/H/6660-1 FIGURE 1

© 1995 National Semiconductor Corporation TL/H/6660

RRD-B30M115/Printed in U. S. A.



Absolute Maximum Ratings

Voltage at Any Input or Output

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltages ±7V Power Dissipation 1 W/Package Input Voltage ±7V

 $V_{\mbox{\scriptsize CC}}$ + 0.3V to $V_{\mbox{\scriptsize BBV}}$ - 0.3V

Output Short-Circuit DurationContinuousOperating Temperature Range -25° C to $+125^{\circ}$ CStorage Temperature -65° C to $+150^{\circ}$ CLead Temperature (Soldering, 10 seconds)300^{\circ}CESD Rating to be determined

DC Electrical Characteristics Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC} = +5.0V \pm 5\%$, $V_{BB} = -5.0V \pm 5\%$; $T_A = 0^{\circ}$ C to 70°C by correlation with 100% electrical testing at $T_A = 25^{\circ}$ C. All other limits are assured by correlation with other production tests and/or product design and characterization. Typicals specified at $V_{CC} = +5.0V$, $V_{BB} = -5.0V$, $T_A = 25^{\circ}$ C. Clock frequency is 2.048 MHz. Digital interface voltages measured with respect to digital ground, GNDD. Analog voltages measured with respect to analog ground, GNDA.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
POWER	DISSIPATION					
I _{CC0}	V _{CC} Standby Current	$\label{eq:VCC} \begin{array}{l} V_{CC}=5.25V, \ V_{BB}=-5.25V, \\ CLK0 \ \text{and} \ PWRI=-5.25V \ (Note \ 6) \\ \text{All other pins at GND \ (0V)} \\ TP3040, \ TP3040A \end{array}$		50	100	μΑ
I _{BB0}	V _{BB} Standby Current	$V_{CC} = 5.25V, V_{BB} = -5.25V,$ CLK0 and PWRI = $-5.25V$ (Note 6) All other pins at GND (0V) TP3040, TP3040A		50	100	μΑ
I _{CC1}	V _{CC} Operating Current	$PWRI = V_{BB}$, Power Amp Inactive		3.0	4.0	mA
I _{BB1}	V _{BB} Operating Current	$PWRI = V_{BB}$, Power Amp Inactive		3.0	4.0	mA
I _{CC2}	V _{CC} Operating Current	(Note 1)		4.6	6.4	mA
I _{BB2}	V _{BB} Operating Current	(Note 1)		4.6	6.4	mA
DIGITAL	INTERFACE	-		-		
IINC	Input Current, CLK	$V_{BB} \leq V_{IN} \leq V_{CC}$	-10		10	μA
I _{INP}	Input Current, PDN	$V_{BB} \leq V_{IN} \leq V_{CC}$	- 100			μA
I _{IN0}	Input Current, CLK0	$V_{BB} \leq V_{IN} \leq V_{CC} - 0.5 V$	- 10		-0.1	μA
V _{IL}	Input Low Voltage, CLK, PDN		0		0.8	V
V _{IH}	Input High Voltage, CLK, PDN		2.2		V _{CC}	V
V _{IL0}	Input Low Voltage, CLK0		V _{BB}		V _{BB} +0.5	V
V _{II0}	Input Intermediate Voltage, CLK0		-0.8		0.8	V
V _{IH0}	Input High Voltage, CLK0		V _{CC} -0.5		V _{CC}	V
TRANSN						
IB _x I	Input Leakage Current, VF _x I	$-3.2V \leq V_{IN} \leq +3.2V$	- 100		100	nA
RI _x I	Input Resistance, VF _x I	$V_{BB} \leq VF_x I \leq V_{CC}$	10			MΩ
VOS _x I	Input Offset Voltage, VF _x I	$-2.5V \leq V_{IN} \leq +2.5V$	-20		20	mV
V _{CM}	Common-Mode Range, VF _x I		- 2.5		2.5	V
CMRR	Common-Mode Rejection Ratio	$-2.5V \leq V_{IN} \leq 2.5V$	60			dB
PSRR	Power Supply Rejection of $V_{CC} \text{ or } V_{BB}$		60			dB
R _{OL}	Open Loop Output Resistance, GS_x			1		kΩ
RL	Minimum Load Resistance, GS _x		10			kΩ
CL	Maximum Load Capacitance, GS _x				100	pF
VO _x I	Output Voltage Swing, GS _x	$R_L \ge 10k$	± 2.5			V
A _{VOL}	Open Loop Voltage Gain, GS _x	$R_L \ge 10k$	5,000			V/V
Fc	Open Loop Unity Gain Bandwidth, GS _x			2		MHz

25°C. Al		$5.0V \pm 5\%$; T _A = 0°C to 70°C by correlation with other production tests and/or product = 25°C.				
Symbol	Parameter	Conditions	Min	Тур	Max	Units
	IIT FILTER (Transmit filter input op ar se noted.)	np set to the non-inverting unity gain m	ode, with V	VF _x I = 1.09	Vrms ur	nless
RL _x	Minimum Load Resistance, VF _x O	-2.5V <v<sub>OUT<2.5V -3.2V<v<sub>OUT<3.2V</v<sub></v<sub>	3 10			kΩ kΩ
CL _x	Load Capacitance, VF _x O				100	pF
RO _x	Output Resistance, VF _x O			1	3	Ω
PSRR1	V_{CC} Power Supply Rejection, VF _x O	$f = 1 \text{ kHz}, VF_x I + = 0 \text{ Vrms}$	30			dB
PSRR2	V_{BB} Power Supply Rejection, VF _x O	Same as Above	35			dB
GA _x	Absolute Gain	f=1 kHz (TP3040A) f=1 kHz (TP3040)	2.9 2.875	3.0 3.0	3.1 3.125	dB dB
GR _x	Gain Relative to GA _x	Below 50 Hz 50 Hz 60 Hz 200 Hz (TP3040A) 200 Hz (TP3040) 300 Hz to 3 kHz (TP3040A) 300 Hz to 3 kHz (TP3040A) 3.3 kHz 3.4 kHz 4.0 kHz 4.6 kHz and Above	- 1.5 - 1.5 - 0.125 - 0.15 - 0.35 - 0.70	-41 -35 -15	-35 -35 -30 0.05 0.125 0.15 0.03 -0.1 -14 -32	dB dB dB dB dB dB dB dB dB dB dB dB dB
DA _x	Absolute Delay at 1 kHz				250	μs
DD _x	Differential Envelope Delay from 1 kHz to 2.6 kHz				60	μs
DP _x 1	Single Frequency Distortion Products				-48	dB
DP _x 2	Distortion at Maximum Signal Level	0.16 Vrms, 1 kHz Signal Applied to VF_xI+ , Gain=20 dB, R_L =10k			-45	dB
NC _x 1	Total C Message Noise at VF_xO	TP3040, TP3040A		2	5	dBrnc
NC _x 2	Total C Message Noise at VF _x O	Gain Setting Op Amp at 20 dB, Non-Inverting (Note 3) $T_A = 0^{\circ}C$ to 70°C TP3040, TP3040A		3	6	dBrnc
GA _x T	Temperature Coefficient of 1 kHz Gain			0.0004		dB/°(
GA _x S	Supply Voltage Coefficient of 1 kHz Gain	$V_{CC} = 5.0V \pm 5\%$ $V_{BB} = -5.0V \pm 5\%$		0.01		dB/\
CT _{RX}	Crosstalk, Receive to Transmit 20 log $\frac{VF_xO}{VF_RO}$	Receive Filter Output = 2.2 Vrms VF _x I + = 0 Vrms, f=0.2 kHz to 3.4 kHz Measure VF _x O			-70	dB
GR _x L	Gaintracking Relative to GA _x	Output Level = +3 dBm0 +2 dBm0 to -40 dBm0 -40 dBm0 to -55 dBm0	-0.1 -0.05 -0.1		0.1 0.05 0.1	dB dB dB

Γ

guarante 25°C. All	ed for V_{CC}=~+5.0V\pm5\%, V_BB = $-$	output of the transmit or receive filter. $5.0V \pm 5\%$; T _A = 0°C to 70°C by correlating with other production tests and/or	ion with 100)% electric	al testing	at T _A =
Symbol	Parameter	Conditions	Min	Тур	Max	Units
RECEIVE	•	ne receive filter is preceded by a sin x/	/x filter with	n an input s	signal lev	el of
IB _R	Input Leakage Current, VF _R I	$-3.2V \le V_{IN} \le 3.2V$	- 100		100	nA
RI _R	Input Resistance, VF _R I		10			MΩ
RO _R	Output Resistance, VF _R O			1	3	Ω
CL _R	Load Capacitance, VF _R O				100	pF
RL _R	Load Resistance, VF _R O		10			kΩ
PSRR3	Power Supply Rejection of V_{CC} or V_{BB} , VF _R O	VF _R I Connected to GNDA f=1 kHz	35			dB
VOS _R O	Output DC Offset, VF _R O	VF _R I Connected to GNDA	-200		200	mV
GA _R	Absolute Gain	f=1 kHz (TP3040A) f=1 kHz (TP3040)	-0.1 -0.125	0 0	0.1 0.125	dB dB
GR _R	Gain Relative to Gain at 1 kHz	Below 300 Hz 300 Hz to 3.0 kHz (TP3040A) 300 Hz to 3.0 kHz (TP3040) 3.3 kHz 3.4 kHz 4.0 kHz 4.6 kHz and Above	-0.125 -0.15 -0.35 -0.7		0.125 0.125 0.15 0.03 -0.1 -14 -32	dB dB dB dB dB dB dB
DA _R	Absolute Delay at 1 kHz				140	μs
DD _R	Differential Envelope Delay 1 kHz to 2.6 kHz				100	μs
DP _R 1	Single Frequency Distortion Products	f=1 kHz			-48	dB
DP _R 2	Distortion at Maximum Signal Level	2.2 Vrms Input to Sin x/x Filter, $f=1 \text{ kHz}, R_L = 10 \text{ k}$			-45	dB
NCR	Total C-Message Noise at VF _R O	TP3040, TP3040A		3	5	dBrnc0
GA _R T	Temperature Coefficient of 1 kHz Gain			0.0004		dB/°C
GA _R S	Supply Voltage Coefficient of 1 kHz Gain			0.01		dB/V
CT _{XR}	Crosstalk, Transmit to Receive	Transmit Filter Output = 2.2 Vrms $VF_RI = 0$ Vrms, f = 0.3 kHz to 3.4 kHz Measure VF_RO			-70	dB
GR _R L	Gaintracking Relative to GA _R	Output Level = +3 dBm0 +2 dBm0 to -40 dBm0 -40 dBm0 to -55 dBm0 (Note 5)	-0.1 -0.05 -0.1		0.1 0.05 0.1	dB dB dB

AC Electrical Characteristics (Continued)

Unless otherwise specified, $T_A = 25^{\circ}$ C. All parameters are specified for a signal level of 0 dBm0 at 1 kHz. The 0 dBm0 level is assumed to be 1.54 Vrms measured at the output of the transmit or receive filter. Limits printed in **BOLD** characters are guaranteed for $V_{CC} = +5.0V \pm 5\%$, $V_{BB} = -5.0V \pm 5\%$; $T_A = 0^{\circ}$ C to 70°C by correlation with 100% electrical testing at $T_A = 25^{\circ}$ C. All other limits are assured by correlation with other production tests and/or product design and characterization. Typicals specified at $V_{CC} = +5.0V$, $V_{BB} = -5.0V$, $T_A = 25^{\circ}$ C.

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
RECEIVE OUTPUT POWER AMPLIFIER							
IBP	Input Leakage Current, PWRI	$-3.2V \leq V_{IN} \leq 3.2V$	0.1		3	μΑ	
RIP	Input Resistance, PWRI		10			MΩ	
ROP1	Output Resistance, PWRO+, PWRO-	Amplifiers Active		1		Ω	
CLP	Load Capacitance, PWRO $+$, PWRO $-$				500	pF	
GA _p + GA _p -	Gain, PWRI to PWRO + Gain, PWRI to PWRO -	$R_L = 600 \Omega$ Connected Between PWRO+ and PWRO-, Input Level = 0 dBm0 (Note 4)		1 -1		V/V V/V	
GR _p L	Gaintracking Relative to 0 dBm0 Output Level, Including Receive Filter	$\begin{array}{l} V \!=\! 2.05 \text{ Vrms, } R_L \!=\! 600 \Omega \\ V \!=\! 1.75 \text{ Vrms, } R_L \!=\! 300 \Omega \end{array} \!$	− 0.1 −0.1		0.1 0.1	dB dB	
S/Dp	Signal/Distortion	$V = 2.05 \text{ Vrms}, \text{R}_{\text{L}} = 600 \Omega \text{ (Notes 4, 5)}$ $V = 1.75 \text{ Vrms}, \text{R}_{\text{L}} = 300 \Omega$			45 45	dB dB	
VOSP	Output DC Offset, $PWRO+$, $PWRO-$	PWRI Connected to GNDA	-50		50	mV	
PSRR5	Power Supply Rejection of V_{CC} or V_{BB}	PWRI Connected to GNDA	45			dB	

Note 1: Maximum power consumption will depend on the load impedance connected to the power amplifier. This specification listed assumes 0 dBm is delivered to 600Ω connected from PWRO+ to PWRO-.

Note 2: Voltage input to receive filter at 0V, VFRO connected to PWRI, 600 from PWRO+ to PWRO-. Output measured from PWRO+ to PWRO-.


Note 3: The 0 dBm0 level for the filter is assumed to be 1.54 Vrms measured at the output of the XMT or RCV filter.


Note 4: The 0 dBm0 level for the power amplifiers is load dependent. For $R_L = 600\Omega$ to GNDA, the 0 dBm0 level is 1.43 Vrms measured at the amplifier output. For $R_L = 300\Omega$ the 0 dBm0 level is 1.22 Vrms.

Note 5: VF_RO connected to PWRI, input signal applied to VF_RI.

Note 6: Previous revisions of the datasheet did not clearly indicate this specification requires power amps in powerdown (PWRI = -5.25V).

Typical Application





Functional Description

The TP3040/TP3040A monolithic filter contains four main sections; Transmit Filter, Receive Filter, Receive Filter Power Amplifier, and Frequency Divider/Select Logic (*Figure 1*). A brief description of the circuit operation for each section is provided below.

TRANSMIT FILTER

The input stage of the transmit filter is a CMOS operational amplifier which provides an input resistance of greater than 10 MΩ, a voltage gain of greater than 5,000, low power consumption (less than 3 mW), high power supply rejection, and is capable of driving a 10 kΩ load in parallel with up to 25 pF. The inputs and output of the amplifier are accessible for added flexibility. Non-inverting mode, inverting mode, or differential amplifier mode operation can be implemented with external resistors. It can also be connected to provide a gain of up to 20 dB without degrading the overall filter performance.

The input stage is followed by a prefilter which is a two-pole RC active low pass filter designed to attenuate high frequency noise before the input signal enters the switched-capacitor high pass and low pass filters.

A high pass filter is provided to reject 200 Hz or lower noise which may exist in the signal path. The low pass portion of the switched-capacitor filter provides stopband attenuation which exceeds the D3 and D4 specifications as well as the CCITT G712 recommendations (*Figure 3*).

The output stage of the transmit filter, the postfilter, is also a two-pole RC active low pass filter which attenuates clock frequency noise by at least 40 dB. The output of the transmit filter is capable of driving a $\pm 3.2V$ peak to peak signal into a 10 kΩ load in parallel with up to 25 pF.

RECEIVE FILTER

The input stage of the receive filter is a prefilter which is similar to the transmit prefilter. The prefilter attenuates high frequency noise that may be present on the receive input signal. A switched capacitor low pass filter follows the prefilter to provide the necessary passband flatness, stopband rejection and sin x/x gain correction. A postfilter which is similar to the transmit postfilter follows the low pass stage. It attenuates clock frequency noise and provides a low output impedance capable of directly driving an electronic subscriber-line-interface circuit (*Figure 3*).

RECEIVE FILTER POWER AMPLIFIERS

Two power amplifiers are also provided to interface to transformer coupled line circuits. These two amplifiers are driven by the output of the receive postfilter through gain setting resistors, R3, R4 (*Figure 2*). The power amplifiers can be deactivated, when not required, by connecting the power amplifier input (pin 5) to the negative power supply V_{BB}. This reduces the total filter power consumption by approximately 10 mW–20 mW depending on output signal amplitude.

POWER DOWN CONTROL

A power down mode is also provided. A logic 1 power down command applied on the PDN pin (pin 13) will reduce the total filter power consumption to less than 1 mW. Connect PDN to GNDD for normal operation.

FREQUENCY DIVIDER AND SELECT LOGIC CIRCUIT

This circuit divides the external clock frequency down to the switching frequency of the low pass and high pass switched capacitor filters. The divider also contains a TTL-CMOS interface circuit which converts the external TTL clock level to the CMOS logic level required for the divider logic. This interface circuit can also be directly driven by CMOS logic. A frequency select circuit is provided to allow the filter to operate with 2.048 MHz, 1.544 MHz or 1.536 MHz clock frequencies. By connecting the frequency select pin CLK0 (pin 14) to $V_{\rm CC}$ a 2.048 MHz clock input frequency is selected. Digital ground selects 1.544 MHz and $V_{\rm BB}$ selects 1.536 MHz.

Applications Information


GAIN ADJUST


Figure 2 shows the signal path interconnections between the TP3040/TP3040A and the TP3020 signal-channel CO-DEC. The transmit RC coupling components have been chosen both for minimum passband droop and to present the correct impedance to the CODEC during sampling.


Optimum noise and distortion performance will be obtained from the TP3040/TP3040A filter when operated with system peak overload voltages of $\pm 2.5V$ to $\pm 3.2V$ at VF_xO and VF_RO. When interfacing to a PCM CODEC with a peak overload voltage outside this range, further gain or attenuation may be required.

BOARD LAYOUT

Care must be taken in PCB layout to minimize power supply and ground noise. Analog ground (GNDA) of each filter should be connected to digital ground (GNDD) at a single point, which should be bypassed to both power supplies. Further power supply decoupling adjacent to each filter and CODEC is recommended. Ground loops should be avoided, both between GNDA and GNDD and between the GNDA traces of adjacent filters and CODECs.







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.