November 1992

National Semiconductor

TP3406 DASL Digital Adapter for Subscriber Loops

General Description

The TP3406 is a complete monolithic transceiver for data transmission on twisted pair subscriber loops. It is built on National's double poly microCMOS process, and requires only a single + 5 Volt supply. Alternate Mark Inversion (AMI) line coding, in which binary '1's are alternately transmitted as a positive pulse then a negative pulse, is used to ensure low error rates in the presence of noise with lower emi radiation than other codes such as Bi-phase (Manchester).

Full-duplex transmission at 144 kb/s is achieved on a single twisted wire pair using a burst-mode technique (Time Compression Multiplexed). Thus the device operates as an ISDN 'U' Interface for short loop applications, typically in a PBX environment, providing transmission for 2 B channels and 1 D channel. On #24 cable, the range is up to 800 meters.

System timing is based on a Master/Slave configuration, with the line card end being the Master which controls loop timing and synchronisation. All timing sequences necessary for loop activation and de-activation are generated on-chip. Selection of Master and Slave mode operation is programmed via the Microwire Control Interface.

A 2.048 MHz clock, which may be synchronized to the system clock, controls all transmission-related timing functions.

Block Diagram

Features

Complete ISDN PBX 2-Wire Data Transceiver including:

- 2 B plus D channel interface for PBX U' Interface
- 144 kb/s full-duplex on 1 twisted pair using Burst Mode
- Loop range up to 800 meters (#24AWG)
- Alternate Mark Inversion coding with transmit filter and scrambler for low emi radiation
 - Adaptive line equalizer
- On-chip timing recovery, no external components
- Standard TDM interface for B channels
- Separate interface for D channel
- 2.048 MHz master clock
- Driver for line transformer 4 loop-back test modes
- Single +5V supply
- MICROWIRE™ compatible serial control interface Applications in:
 - PBX Line Cards Terminals
 - Regenerators
 - Available in 28-pin PLCC Package



© 1995 National Semiconductor Corporation TI /H/11725 RRD-B30M115/Printed in U. S. A.





Pin Descriptions (Continued)						
Name	Description					
CI	MICROWIRE control channel serial data in- put.					
CO	MICROWIRE control channel serial data out- put.					
CCLK	Clock input for the MICROWIRE control channel.					
CS	Chip Select input which enables the MICRO- WIRE control channel data to be shifted in and out when pulled low. When high, this pin inhibits the MICROWIRE interface.					
INT	Interrupt output, a latched output signal which is normally high-impedance and goes low to indicate a change of status of the loop transmission system. This latch is cleared when the Status Register is read by the mi- croprocessor.					
Lo	Transmit AMI signal output to the line transformer. This pin is capable of driving a load impedance $\geq 60 \Omega.$					
Li	Receive AMI signal input from the line trans- former. This is a high impedance input.					

Functional Description

POWER-UP/POWER-DOWN CONTROL

Following the initial application of power, the DASL enters the power-down (de-activated) state, in which all the internal circuits are inactive and in a low power state except for the line-signal detect circuit and the necessary bias circuit; the line output L_0 is in a low impedance state and all digital outputs are inactive. All bits in the Control Register power-up initially set to '0', so that the device always initializes as the Master end. Thus, at the Slave end, a control word must be written through the MICROWIRE port to select Slave mode. While powered-down, the Line-Signal Detect circuits in both Master and Slave devices continually monitor the line, to enable loop transmission to be initiated from either end.

To power-up the device and initiate activation, bit C6 in the Control Register must be set high. Setting C6 low de-activates the loop and powers-down the device, see Table I.

TABLE I. Master Mode BurstSync Control (TP3401 Only)

MBS/FS _c Pin I/P at Master	C6 State	Action
Don't Care	0	Powered-down, Line-Signal Detect active
Pull up this pin to +5V through a resistor	1	Powered-up, sending bursts synchronized to FS _a
4 kHz	1	Powered-up, sending bursts synchronized to MBS

LINE TRANSMIT SECTION

Alternate Mark Inversion (AMI) line coding is used on the DASL because of its spectral efficiency and null dc energy content. All transmitted bits, excluding the start bit, are scrambled by a 9-bit scrambler to provide good spectral spreading with a strong timing content. The scrambler feedback polynomial is:

$x^9 + x^5 + 1$.

Pulse shaping is obtained by means of a raised cosine switched-capacitor filter, in order to limit rf energy and crosstalk while minimizing inter-symbol interference (isi). Figure 3 shows the pulse shape at the L_0 output, while a template for the typical power spectrum transmitted to the line with random data is shown in *Figure 4*.

The line-driver output, L_0 , is designed to drive a transformer through a capacitor and termination resistor. A 1:1 transformer, terminated in 100 Ω , results in a signal amplitude of typically 1.3V pk-pk on the line. Over-voltage protection must be included in the interface circuit.

LINE RECEIVE SECTION

The front-end of the receive section consists of a continuous anti-alias filter followed by a switched-capacitor lowpass filter designed to limit the noise bandwidth with minimum intersymbol interference. To correct pulse attenuation and distortion caused by the transmission line an AGC circuit and first-order equalizer adapt to the received pulse shape, thus restoring a "flat" channel response with maximum received eye opening over a wide spread of cable attenuation characteristics.

From the equalized output a DPLL (Digital Phase-Locked Loop) recovers a low-jitter clock for optimum sampling of the received symbols. The MCLK input provides the reference clock for the DPLL at 2.048 MHz. At the Master end of the loop this reference is the network clock (BCLK), which controls all transmit functions; the DPLL clock is used only for received data sampling. At the Slave end, however, a 2.048 MHz crystal is required to generate a stable local oscillator which is used as a reference by the DPLL to run both the receive and transmit sides of the DASL device.

Following detection of the recovered symbols, the received data is de-scrambled by the same x^9+x^5+1 polynomial and presented to the digital system interface circuit.

When the device is de-activated, a Line-Signal Detect circuit remains powered-up to detect the presence of incoming bursts if the far-end starts to activate the loop. From a "cold" start, acquisition of bit timing and equalizer convergence with random scrambled data takes approximately 25 ms at each end of the loop. Full loop burst synchronization is achieved approximately 50 ms after the "activate" command at the originating end.



Functional Description (Continued)

BURST MODE OPERATION

For full-duplex operation over a single twisted-pair, burst mode timing is used, with the line-card (exchange) end of the link acting as the timing Master.

Each burst from the Master consists of the B1, B2 and D channel data from 2 consecutive frames combined in the format shown in Figure 5. During transmit bursts the Master's receiver input is inhibited to avoid disturbing the adaptive circuits. The Slave's receiver is enabled at this time and it synchronizes to the start bit of the burst, which is always an unscrambled '1' (of the opposite polarity to the last '1' sent in the previous burst). When the Slave detects that 36 bits following the start bit have been received, it disables the receiver input, waits 6 line symbol periods to match the other end settling guard time, and then begins to transmit its burst back towards the Master, which by this time has enabled its receiver input. The burst repetition rate is thus 4 kHz, which can either free-run or be locked to a synchronizing signal at the Master end by means of the MBS input (See Figure 10). In the latter case, with all Master-end transmitters in a system synchronized together, near-end crosstalk between pairs in the same cable binder may be eliminated, with a consequent increase in signal-to-noise ratio (SNR).

ACTIVATION AND LOOP SYNCHRONIZATION

Activation (i.e. power-up and loop synchronization) is typically completed in 50 ms and may be initiated from either end of the loop. If the Master is activating the loop, it sends normal bursts of scrambled '1's, which are detected by the Slave's line-signal detect circuit, causing it to set C0 = 1 in the Status Register, and pull the $\overline{\text{INT}}$ pin low. Pin 6, the $\overline{\text{LSD}}$ pin, also pulls low. To proceed with Activation, the device must be powered up by writing to the Control Register with C6 = 1. The Slave then replies with bursts of scrambled '1's synchronized to received bursts, and the flywheel circuit at each end searches for 4 consecutive correctly formatted receive bursts to acquire full loop synchronization. Each receiver indicates when it is correctly in sync with received bursts by setting the C1 bit in the Status Register high and pulling $\overline{\text{INT}}$ low.

To activate the loop from the Slave end, bit C6 in the Control Register must be set high, which will power-up the device and begin transmission of alternate bursts i.e., the burst repetition rate is 2 kHz, not 4 kHz. At this point the Slave is running from its local oscillator and is not receiving any sync information from the Master. When the Master's line-signal detect circuit recognizes this "wake-up" signal, the Master is activated and begins to transmit bursts, synchronized, as normal, to the MBS or FS_a input with a 4 kHz repetition rate. This enables the Slave's receiver to correctly identify burst timing from the Master and to re-synchronize its own burst transmissions to those it receives. The flywheel circuits then acquire full loop sync as described earlier.

Loop synchronization is considered to be lost if the flywheel finds 4 consecutive receive burst "windows" (i.e. where a receive burst should have arrived based on timing from previous bursts) do not contain valid bursts. At this point bit C1 in the Status Register is set low, the $\overline{\text{INT}}$ output is set low and the receiver searches to re-acquire loop sync.

DIGITAL SYSTEM INTERFACE

The digital system interface on the DASL separates B and D channel information onto different pins to provide maximum

flexibility. On the B channel interface, phase skew between transmit and receive directions may be accommodated at the Master end since separate frame sync inputs, Fs_a and Fs_b, are provided. Each of these synchronizes a counter which gates the transfer of B1 and B2 channels in consecutive time-slots across the digital interface; since the counters are edge-synchronized the duration of the F_s input signals may vary from a single-bit pulse to a square-wave. The serial shift rate is determined by the BCLK input, and may be any frequency from 256 kHz to 2.048 MHz, as shown in *Fiaure 6*.

At the Slave end, both Fs_a and Fs_b are outputs. Fs_a goes high for 8 cycles of BCLK coincident with the 8 bits of the B1 channel in both Transmit and Receive directions. Fs_b goes high for the next 8 cycles of BCLK, which are coincident with the 8 bits of the B2 channel in both Transmit and Receive directions. BCLK is also an output at 2.048 MHz, the serial data shift rate, as shown in *Figure 7*. Data may be exchanged between the B1 and B2 channels as it passes through the device, by setting Control bit C0 = 1. An additional Frame Sync output, FS_c, is provided to enable a regenerator to be built by connecting a DASL in Slave Mode to a DASL in Master Mode. The FS_c output from the Slave directly drives the FS_a and FS_b inputs on the Master.

D channel information, being packet-mode, requires no synchronizing input. This interface consists of the transmit data input, D_x , receive data output, D_r , and 16 kHz serial shift clock DCLK, which is an input at the Master end and an output at the Slave end. Data shifts into D_x on falling edges of DCLK and out from D_r on rising edges, as shown in *Figure 11*. DCLK should be Synchronous with BCLK.

An alternative function of the DCLK/DEN pin allows D_x and D_r to be clocked at the same rate as BCLK at the Master end only. By setting bit C1 in the Control Register to a 1, DCLK/DEN becomes an input for an enabling pulse to gate 2 cycles of BCLK for shifting the 2 D bits per frame. Thus, at the Master end, the D channel bits can be interfaced to a TDM bus and assigned to a time-slot (the same time-slot for both transmit and receive), as shown in *Figure 12*.

CONTROL INTERFACE

A serial interface, which can be clocked independently from the B and D channel system interfaces, is provided for microprocessor control of various functions on the DASL device. All data transfers consist of a single byte shifted into the Control Register via CI simultaneous with a single byte shifted out from the Status Register via CO, see Figure 13. Data shifts in to CI on rising edges of CCLK and out from CO on falling edges when CS is pulled low for 8 cycles of CCLK. An Interrupt output, INT goes low to alert the microprocessor whenever a change in one of the status bits, C1 and/or C0 has occurred. This latched output is cleared high following the first CCLK pulse when CS is low. No interrupt is generated when status bit C2 (bipolar violation) goes high. however. This bit is set whenever 1 or more violations of the AMI coding rule is received, and cleared everytime the CS is pulsed. Statistics on the line bit error rate can be accumulated by regularly polling this bit.

When reading the CO pin, data is always clocked into the Control Register; therefore the Cl data word should repeat the previous instruction if no change to the device mode is intended.

Figure 13 shows the timing for this interface, and Table II lists the control functions and status indicators.

	State	Control Register Function	Status Register Function	
	0	Master Mode	Read Back C7 from Control Register	
C7 1 Slave Mode		Slave Mode	Read Back C7 from Control Register	
0 Deactivate and Power Down		Deactivate and Power Down	Read Back C6 from Control Register	
C6 1 Power Up and Activate		Power Up and Activate	Read Back C6 from Control Register	
05	0	Normal Through Connection	Read Back C5 from Control Register	
65	1	Loopback to Digital Interface	Read Back C5 from Control Register	
~	0	Normal Through Connection	Read Back C4 from Control Register	
64	1	Loopback B1 + B2 + D to Line (Note 1)	Read Back C4 from Control Register	
	0	Normal Through Connection	Read Back C3 from Control Register	
03	1	Loopback B1 Only to Line (Note 1)	Read Back C3 from Control Register	
	0	Normal Through Connection	No Error	
2	1	Loopback B2 Only to Line (Note 1)	Bipolar Violation Since Last READ (Note 2)	
<u></u>	0	DCLK/DEN pin = 16 kHz Clock	Out-Of-Sync	
	-1			
		DOLK/DEN pin = D Channel Enable (Note 3)	Loop In-Sync and Activation Complete	
	0	B1/B2 Channels Direct	Loop In-Sync and Activation Complete No Line Signal at Receiver Input	
C0 ote 1: ote 2: ote 3: ote 4: Di	1 Receive of After the In Master C7 is the	BL/B2 Channels Direct B1/B2 Channels Direct B1/B2 Channels Exchanged data active. device is in sync. mode only. first bit clocked in and out of the device.	Loop In-Sync and Activation Complete No Line Signal at Receiver Input Line Signal Present at Receiver Input	
CO ote 1: ote 2: ote 3: ote 4: Di BCL	0 1 Receive (After the In Master C7 is the agra	B1/B2 Channels Direct B1/B2 Channels Exchanged data active. device is in sync. mode only. first bit clocked in and out of the device. ms	Loop In-Sync and Activation Complete No Line Signal at Receiver Input Line Signal Present at Receiver Input	
CO ote 1: ote 2: ote 3: ote 4: BCLH	0 1 Receive (After the In Master C7 is the	B1/B2 Channels Direct B1/B2 Channels Exchanged data active. device is in sync. mode only. first bit clocked in and out of the device. ms	Loop In-Sync and Activation Complete No Line Signal at Receiver Input Line Signal Present at Receiver Input	
CO ote 1: ote 2: ote 3: ote 4: BCLM FS	0 1 Receive (After the In Master C7 is the agra	B1/B2 Channels Direct B1/B2 Channels Exchanged data active. device is in sync. mode only. first bit clocked in and out of the device. ms	Loop In-Sync and Activation Complete No Line Signal at Receiver Input Line Signal Present at Receiver Input	
CO ote 1: ote 2: ote 3: ote 4: BCLH FS E TS	0 1 Receive d After the In Master C7 is the agra b 	BLCER/DEN pin = D Channel Enable (Note 3) B1/B2 Channels Direct B1/B2 Channels Exchanged data active. device is in sync. mode only. first bit clocked in and out of the device. ms 	Loop In-Sync and Activation Complete No Line Signal at Receiver Input Line Signal Present at Receiver Input	
CO lote 1: lote 2: lote 3: lote 4: FS BCLH FS FS	a gra	B1/B2 Channels Direct B1/B2 Channels Exchanged data active. device is in sync. mode only. first bit clocked in and out of the device. ms	Loop In-Sync and Activation Complete No Line Signal at Receiver Input Line Signal Present at Receiver Input	
CO ote 1: ote 2: ote 3: ote 4: FS FS FS FS FS	a	B1/B2 Channels Direct B1/B2 Channels Exchanged data active. device is in sync. mode only. first bit clocked in and out of the device. ms	Loop In-Sync and Activation Complete No Line Signal at Receiver Input Line Signal Present at Receiver Input	









Absolute Maximum Ratings							
If Military/Aerospace specifie	ed devices are required,	Storage Temperature Range					
please contact the Nationa	I Semiconductor Sales	Current at L _o					
Office/Distributors for availab	ility and specifications.	Current at any Digital Output					
V _{CC} to GND	Lead Temperature (Soldering, 10 sec.)						
Voltage at L _i , L _o	ESD (Human Body Model)						
Voltage at any Digital Input	V_{CC} + 1V to V_{SS} - 1V						

Electrical Characteristics Unless otherwise noted, limits printed in **bold** characters are guaranteed for $V_{CC} = 5.0V \pm 5\%$ and $T_A = 0^\circ$ C to $+70^\circ$ C by correlation with 100% electrical testing at $V_{CC} = 5.0V$ and $T_A = 25^\circ$ C. All other limits are assured by correlation with other production tests and/or product design and characterization. Typical characteristics are specified at $V_{CC} = 5.0V$ and $T_A = 25^\circ$ C. All digital signals are referenced to GND.

 -65° C to $+150^{\circ}$ C ± 100 mA ± 50 mA 300° C

2000V

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DIGITAL I	NTERFACES					
VIL	Input Low Voltage	All Digital Inputs (not MCLK)			0.7	v
VIH	Input High Voltage	All Digital Inputs (not MCLK)	2.2			V
V _{OL}	Output Low Voltage	$I_L = 1 \text{ mA}$			0.4	V
V _{OH}	Output High Voltage	$I_L = -1 \text{ mA}$	2.4			V
I _{IM}	Input Current at MBS/FS _c	$GND < V_{IN} < V_{CC}$	-600		10	μΑ
lj –	Input Current	Any Other Digital Input, GND $< V_{IN} < V_{CC}$	- 10		10	μΑ
I _{OZ}	Output Current in High Impedance State (TRI-STATE®)	B_{r} , \overline{INT} , \overline{TS}_{r} , CO, D_{r} GND < V_{OUT} < V_{CC}	- 10		10	μΑ
LINE INTE	RFACES					
R _{Li}	Input Resistance	$0V < L_i < 5.0V$	50			kΩ
CLLo	Load Capacitance	CL_{Lo} from L _o to GND.			100	pF
RO	Output Resistance at L _o	Load = 60Ω in Series with 2 μ F to GND			3.0	Ω
V _{DC}	Mean d.c. Voltage at L _o	Load = 60Ω in Series with 2 μ F to GND		2.0		v
POWER D	SSIPATION					
I _{CC} 0	Power Down Current			1.3	2.5	mA
I _{CC} 1	Power Up Current (Activated)	Load at L_o = 200 Ω in Series with 2 μF to GND (in Master Mode)			20	mA
TRANSMIS	SION PERFORMANCE					
	Transmit Pulse Amplitude at Lo	${\sf R}_{\sf L}=$ 200 Ω in Series with 2 $\mu{\sf F}$ to GND		±1.1		Vpk
	Input Pulse Amplitude at Li		±250			mVpk
	Timing Recovery Jitter	BCLK at Slave Relative to MCLK at Master		100		ns pk-pk

Symbol	Parameter	Conditions	Min	Тур	Max	Units
MASTER	CLOCK INPUT SPECIFICATION	S				
F _{MCK}	Master Clock Frequency			2.048		MHz
	Master Clock Tolerance	Measured Relative to the Slave MCLK	- 100		+ 100	ppm
	Master Clock Input Jitter	2.048 MHz Input, 18 kHz < f < 200 kHz			200	ns pk-pk
t _{WMH,} t _{WML}	Clock Pulse Width Hi & Low for MCLK	$\begin{array}{l} V_{IH} = V_{CC} - 0.5 V \\ V_{IL} = 0.5 V \end{array} \end{array} \label{eq:VIH}$	190			ns
t _{MR} , t _{MF}	Rise and Fall Time of MCLK	Used as a Logic Input			15	ns
CHANNE	L INTERFACE (Figure 10)					
F _{BCK}	Bit Clock Frequency	Master Mode Only		2.048		MHz
t _{WBH} , t _{WBL}	Clock Pulse Width Hi & Low for BCLK	$\begin{array}{l} V_{IH}=2.2V\\ V_{IL}=0.7V \end{array}$	190			ns
t _{BR} , t _{BF}	Rise and Fall Time of BCLK	Master Mode requirement for BCLK Source			15	ns
t _{SFB}	Set-Up Time, FS _a and FS _b to BCLK Low	Master Mode Only	70		·	ns
t _{HCFL}	Hold Time, BCLK Low to FS _a and FS _b Low	Master Mode Only	100			ns
t _{WBH} t _{WBL}	Output Pulse Width High and Low for BCLK	Slave Mode Only Load = 2 LSTTL Inputs Plus 50 pF	195			ns
t _{DCF}	Delay Time, BCLK High to FS_a , FS _b and FS _c Transitions	Slave Mode Only Load = 2 LSTTL Inputs Plus 50 pF			115	ns
t _{SBC}	Set Up Time, B _X Valid to BCLK Low		30			ns
t _{HCB}	Hold Time, BCLK Low to B _X Invalid		50			ns
t _{DCB}	Delay Time, BCLK High to B _r Valid	Load = 2 LSTTL Inputs Plus 100 pF			160	ns
t _{DCBZ}	Delay Time, BCLK Low to B _r High-Impedance	Slave Mode Only	60		220	ns
t _{DCT}	Delay Time, BCLK High to TS _r Low	Load = 2 LSTTL Inputs Plus 100 pF			180	ns
t _{DCTZ}	Delay Time, BCLK Low to TS _r High-Impedance		60		185	ns
t _{SMBC}	Set-Up Time, MBS to BCLK Low (Note 1)	Master Mode Only	60			ns
t _{WMBH}	Width of MBS Input High	Master Mode Only		125		μs

Symbol	Parameter	Conditions	Min	Max	Units
CHANNEL INTE	ERFACE <i>(Figure 11 & 12)</i>				
t _{SDDC}	Set Up Time, D _X Valid to DCLK Low		100		ns
t _{HCD}	Hold Time, DCLK Low to D _X Invalid		100		ns
t _{DDCD}	Delay Time, DCLK High to D _r Data Valid	Load = 100 pF +2 LSTTL Inputs		220	ns
^t SDCB	Set-Up Time, DCLK Transitions to BCLK High	Master Mode Only	50		ns
^t HBDC	Hold Time, BCLK High to DCLK Transitions	Master Mode Only	50		ns
tSDCF	Set-Up Time, DCLK Transitions to FS _a HIgh	Master Mode Only	70		ns
t _{DDED}	Delay Time, DEN High to D _r Valid	Load = 100 pF + 2 LSTTL Inputs		200	ns
t _{SDEB}	Set-Up Time, DEN to BCLK Low		100		ns
t _{SDBC}	Set-Up Time, D _x to BCLK Low		50		ns
^t HBCD	Hold Time, BCLK Low to D _x Invalid		50		ns
t _{DBCD}	Delay Time, BCLK High to D _r Valid	Load = 100 pF + 2 LSSTL Inputs		190	ns
^t DCDZ	Delay Time, DEN Low to D _r High Impedance			140	ns
NTROL INTER	FACE <i>(Figure 13)</i>				
t _{CH}	CCLK High Duration		250		ns
t _{CL}	CCLK Low Duration		250		ns
t _{SIC}	Setup Time, Cl Valid to CCLK High		100		ns
t _{HCI}	Hold Time, CCLK High to CI Invalid		0		ns
t _{SSC}	Setup Time from CS Low to CCLK High		200		ns
t _{HCS}	Hold Time from CCLK Low to CS		10		ns
t _{DCO}	Delay Time from CCLK Low to C0 Data Valid	Load = 100 pF + 2 LSTTL Inputs		150	ns
t _{DSO}	Delay Time from CS Low to CO Valid	1st Bit Only		100	ns
t _{DSZ}	Delay Time from CS High to CO High Impedance			100	ns
t _{DCI}	Delay Time from CCLK1 High to INT High Impedance			120	ns

Definitions and Timing Conventions

DEFINITIONS V _{IH}	V_{IH} is the d.c. input level above which an input level is guaranteed to appear as a logical one. This parameter is to	Rise Time	Rise times are designated at t_{Ryy} , where yy represents a mnemonic of the signal whose rise time is being specified. t_{Ryy} is measured from V _{IL} to V _{IL}		
	at test at reduced clock speeds and nominal timing, (i.e. not minimum setup and hold times or output strobes), with the high level of all driving signals set to V_{IH} and maximum supply voltages applied to the device	Fall Time	Fall times are designated as t_{Fyy} , where yy represents a mnemonic of the signal whose fall time is being specified. t_{Fyy} is measured from V_{IH} to V_{IL} .		
VIL	V_{IL} is the d.c. input level below which an input level is guaranteed to appear as a logical zero to the device. This pa- rameter is measured in the same man- ner as V_{IH} but with all driving signal low levels set to V_{IL} and minimum supply voltages applied to the device.	Pulse Width High Pulse Width Low	The high width is designated as t_{WZZH} , where zz represents the mnemonic of the input or output signal whose pulse width is being specified. High pulse widths are measured from V _{IH} to V _{IH} . The low pulse width is designed as t_{WZZI} , where zz represents the mne-		
V _{OH}	V _{OH} is the minimum d.c. output level to which an output placed in a logical one state will converge when loaded at the maximum specified load current		monic of the input or output signal whose pulse width is being specified. Low pulse widths are measured from $V_{\rm IL}$ to $V_{\rm IL}$.		
V _{OL}	V_{OL} is the maximum d.c. output level to which an output placed in a logical zero state will converge when loaded at the maximum specified load current.	Setup Time	Setup times are designated as t_{SWWXX} , where ww represents the mnemonic of the input signal whose setup time is be- ing specified relative to a clock or strobe input represented by mnemonic		
Threshold Region	The threshold region is the range of in- put voltages between V _{IL} and V _{IH} .		xx. Setup times are measured from the ww Valid to xx Invalid.		
Valid Signal	A signal is Valid if it is in one of the valid logic states, (i.e. above V_{IH} or below V_{IL}). In timing specifications, a signal is deemed valid at the instant it enters a valid state.	Hold Time	Hold times are designated as t _{Hxxww} , where ww represents the mnemonic of the input signal whose hold time is be- ing specified relative to a clock or strobe input represented by mnemonic wy hold times are measured from yx		
Invalid Signal	A signal is Invalid if it is not in a valid logic state, i.e. when it is in the threshold region between V_{IL} and V_{IH} . In timing specifications, a signal is deemed invalid at the instant it enters the threshold region.	Delay Time	Valid to ww invalid. Delay times are designated as t_{Dxxyy} [$ H L]$, where xx represents the mne- monic of the input reference signal and yy represents the mnemonic of the out- put signal whose timing is being specie		
TIMING CONVENT	TIONS		fied relative to xx. The mnemonic may		
For the purpose of conventions apply:	of this timing specification the following		optionally be terminated by an H or L to specifiv the high going or low going		
Input Signals	All input signals may be characterized as: $V_L=$ 0.4V, $V_{IH}=$ 2.4V, $t_R<$ 10 ns, $t_F<$ 10 ns.		transition of the output signal. Maxi- mum delay times are measured from xx Valid to yy Valid. Minimum delay times		
Period	The period of clock signal is designated at t_{Pxx} where xx represents the mnemonic of the clock signal being specified.		id. This parameter is tested under the load conditions specified in the Cond tions column of the Timing Specific tion section of this data sheet.		



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.