

©1995 National Semiconductor Corporation TL/H/5004

RRD-B30M115/Printed in U. S. A.



Absolute Maximum Ratings

 $\label{eq:linear_line$


Operating Temperature, T_A Storage Temperature Maximum Power Dissipation - 30°C to + 70°C - 55°C to + 150°C 500 mW


Electrical Characteristics

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{DD} = 3.5V$ to 8V, $T_A = 0^{\circ}C$ to $+70^{\circ}C$ by correlation with 100% electrical testing at $T_A = 25^{\circ}C$. All other limits are assured by correlation with other production tests and/ or product design and characterization.

Parameter	Conditions	Min	Тур	Max	Units
Minimum Supply Voltage, V _{DD} (min)	Generating Tones	3.5			V
Minimum Supply Voltage for Data Input, TONE ENABLE and MUTE Logic Functions		2			v
Operating Current Idle Generating Tones	$R_L = \infty$, D0-D3 Open V _{DD} = 3.5V, Mute Open		55 1.5	350 2.5	μA mA
Input Pull-Up Resistance D0–D3 TONE ENABLE			100 50		kΩ kΩ
Input Low Level TONE ENABLE, D0-D3				0.2 V _{DD}	v
Input High Level TONE ENABLE, D0-D3		0.8 V _{DD}			v
MUTE OUT Sink Current (TONE ENABLE LOW)	$V_{DD} = 3.5V$ $V_o = 0.5V$	0.4			mA
MUTE OUT Leakage Current (TONE ENABLE HIGH)	$V_{DD} = 3.5V$ $V_o = V_{DD}$		1		μΑ
Output Amplitudes Low Group High Group	$\begin{aligned} R_L &= 240 \ \Omega \\ V_DD &= 3.5V \\ T_A &= 25^\circC \end{aligned}$	130 180	170 230	220 310	mVrms mVrms
Mean Output DC Offset	$V_{DD} = 3.5V$ $V_{DD} = 8V$		1.2 3.6		V V
High Group Pre-Emphasis		2.2	2.7	3.2	dB
Dual Tone/Total Harmonic Distortion Ratio	1 MHz Bandwidth, $V_{DD} = 5V$ R _L = 240 Ω	-20			dB
Start-Up Time (to 90% Amplitude), t _{OSC}			4		ms
Data Set-Up Time, t _S (Figure 2)	$V_{DD} = 5V$	100			ns
Data Hold Time, t _H	$V_{DD} = 5V$	280			ns
Data Duration t _W	$V_{DD} = 5V$	600			ns

Note 1: R_L is the external load resistor connected from TONE OUT to $\mathsf{V}_{SS}.$





Functional Description

With the TONE ENABLE pin pulled low, the device is in a low power idle mode, with the oscillator inhibited and the output transistor turned off. Data on inputs D0-D3 is ignored until a rising transition on TONE ENABLE. Data meeting the timing specifications is latched in, the oscillator and output stage are enabled, and tone generation begins. The decoded data sets the high group and low group programmable counters to the appropriate divide ratios. These counters sequence two ratioed-capacitor D/A converters through a series of 28 equal duration steps per sine wave cycle. On-chip regulators ensure good stability of tone amplitudes with variations in supply voltage and temperature. The two tones are summed by a mixer amplifier, with preemphasis applied to the high group tone. The output is an NPN emitter-follower requiring the addition of an external load resistor to VSS.

Table I shows the accuracies of the tone output frequencies and Table II is the Functional Truth Table.

	TABLE I. Output Frequency Accuracy							
Tone Group	Standard DTMF (Hz)	Tone Output Frequency	% Deviation from Standard					
Low	697	694.8	-0.32					
Group	770	770.1	+0.02					
fL	852	852.4	+0.03					
	941	940.0	-0.11					
High	1209	1206.0	-0.24					
Group	1336	1331.7	-0.32					
f _H	1477	1486.5	+0.64					
	1633	1639.0	+0.37					

TABLE I	. Output	Frequency	Accurac

Pin Descriptions

 V_{DD} (Pin 1): This is the positive supply to the device, referenced to V_{SS}. The collector of the TONE OUT transistor is also connected to this pin.

 $\mathbf{V}_{\textbf{SS}}$ (Pin 5): This is the negative voltage supply. All voltages are referenced to this pin.

OSC IN, OSC OUT (Pins 6 and 7): All tone generation timing is derived from the on-chip oscillator circuit. A low-cost 3.579545 MHz A-cut crystal (NTSC TV color-burst) is needed between pins 6 and 7. Load capacitors and a feedback resistor are included on-chip for good start-up and stability. The oscillator is stopped when the TONE ENABLE input is pulled to logic low.

TONE ENABLE Input (Pin 2): This input has an internal pull-up resistor. When TONE ENABLE is pulled to logic low, the oscillator is inhibited and the tone generators and output transistor are turned off. A low to high transition on TONE ENABLE latches in data from D0–D3. The oscillator starts, and tone generation continues until TONE ENABLE is pulled low again.


MUTE (Pin 8): This output is an open-drain N-channel device that sinks current to V_{SS} when TONE ENABLE is low and no tones are being generated. The device turns off when TONE ENABLE is high.


D0, D1, D2, D3 (Pins 9, 10, 11, 12): These are the inputs for binary-coded data, which is latched in on the rising edge of TONE ENABLE. Data must meet the timing specifications of *Figure 2*. At all other times these inputs are ignored and may be multiplexed with other system functions.


TONE OUT (Pin 14): This output is the open emitter of an NPN transistor, the collector of which is connected internally to V_{DD} . When an external load resistor is connected from TONE OUT to V_{SS} , the output voltage on this pin is the sum of the high and low group tones superimposed on a DC offset. When not generating tones, this output transistor is turned off to minimize the device idle current.

SINGLE TONE ENABLE (Pin 3): This input has an internal pull-up resistor. When pulled to V_{SS} , the device is in single tone mode and only a single tone will be generated at pin 14 (for testing purposes). For normal operation, leave this pin open-circuit or pull to V_{DD} .

GROUP SELECT (Pin 4): This pin is used to select the high group or low group frequency when the device is in single tone mode. It has an internal pull-up resistor. Leaving this pin open-circuit or pulling it to V_{DD} will generate the high group, while pulling to V_{SS} will generate the low group frequency at the TONE OUT pin.







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.