
- 1-W BTL Output (5 V, 0.2 % THD+N)
- 3.3-V and 5-V Operation
- No Output Coupling Capacitors Required
- Shutdown Control (I<sub>DD</sub> = 0.6 μA)
- Headphone Interface Logic
- Uncompensated Gains of 2 to 20 (BTL Mode)
- Surface-Mount Packaging
- Thermal and Short-Circuit Protection
- High Power Supply Rejection (56-dB at 1 kHz)
- LM4860 Drop-In Compatible

### **D PACKAGE** (TOP VIEW) GND IT I GND SHUTDOWN I 2 15 $V_0^2$ HP-SENSE III IN+ 3 GND \_\_\_ □ IN-4 13 □ V<sub>DD</sub> BYPASS I 5 12 HP-IN1 □ Ⅲ GAIN HP-IN2 □ $\square$ $V_{0}1$ 10 GND □ ☐ GND

# description

The TPA4860 is a bridge-tied load (BTL) audio power amplifier capable of delivering 1 W of continuous average power into an  $8-\Omega$  load at 0.4 % THD+N from a 5-V power supply in voiceband frequencies (f < 5 kHz). A BTL configuration eliminates the need for external coupling capacitors on the output in most applications. Gain is externally configured by means of two resistors and does not require compensation for settings of 2 to 20. Features of this amplifier are a shutdown function for power-sensitive applications as well as headphone interface logic that mutes the output when the speaker drive is not required. Internal thermal and short-circuit protection increases device reliability. It also includes headphone interface logic circuitry to facilitate headphone applications. The amplifier is available in a 16-pin SOIC surface-mount package that reduces board space and facilitates automated assembly.

# typical application circuit



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# TPA4860 1-W MONO AUDIO POWER AMPLIFIER

SLOS164A - SEPTEMBER 1996 - REVISED MARCH 2000

### **AVAILABLE OPTIONS**

	PACKAGED DEVICE
TA	SMALL OUTLINE
	(D)
-40°C to 85°C	TPA4860D

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>DD</sub>	6 V
Input voltage, V <sub>I</sub>	0.3 V to V <sub>DD</sub> +0.3 V
Continuous total power dissipation	. internally limited (See Dissipation Rating Table)
Operating free-air temperature range, T <sub>A</sub>	–40°C to 85°C
Storage temperature range, T <sub>Stq</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 sec	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C	DERATING FACTOR	T <sub>A</sub> = 70°C	T <sub>A</sub> = 85°C
D	1250 mW	10 mW/°C	800 mW	650 mW

# recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>		2.7	5.5	V
O	V <sub>DD</sub> = 3.3 V	1.25	2.7	V
Common-mode input voltage, V <sub>IC</sub>	$V_{DD} = 5 V$	1.25	4.5	V
Operating free-air temperature, TA		-40	85	°C



# electrical characteristics at specified free-air temperature range, $V_{DD}$ = 3.3 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TPA4860			UNIT
	FARAINETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>00</sub>	Output offset voltage (measured differentially)	See Note 1		5	20	mV
	Supply ripple rejection ratio	V <sub>DD</sub> = 3.2 V to 3.4 V		75		dB
I <sub>DD</sub>	Quiescent current			2.5		mA
I <sub>DD(M)</sub>	Quiescent current, mute mode			750		μΑ
I <sub>DD(SD)</sub>	Quiescent current, shutdown mode			0.6		μΑ
VIH	High-level input voltage (HP-IN)			1.7		V
V <sub>IL</sub>	Low-level input voltage (HP-IN)			1.7		V
Vон	High-level output voltage (HP-SENSE)	ΙΟ = 100 μΑ	2.5	2.8		V
VOL	Low-level output voltage (HP-SENSE)	I <sub>O</sub> = -100 μA		0.2	0.8	V

NOTE 1: At 3 V <  $V_{DD}$  < 5 V the dc output voltage is approximately  $V_{DD}/2$ .

# operating characteristics, V<sub>DD</sub> = 3.3 V, T<sub>A</sub> = 25°C, R<sub>L</sub> = 8 $\Omega$

	PARAMETER		TEST CONDITIONS		TPA4860			UNIT
	FANAMETER				MIN	TYP	MAX	UNII
		THD = 0.2%, A <sub>V</sub> = 2	f = 1 kHz,		350		mW	
Po	Output power, see Note 2		THD = 2%, A <sub>V</sub> = 2	f = 1 kHz,		500		mW
Вом	Maximum output power bandwidth		Gain = 10,	THD = 2%		20		kHz
В1	Unity-gain bandwidth		Open Loop			1.5		MHz
	Cumply simple selection setion	BTL	f = 1 kHz			56		dB
	Supply ripple rejection ratio SE		f = 1 kHz			30		dB
Vn	Noise output voltage, see Note 3	_	Gain = 2			20		μV

NOTES: 2. Output power is measured at the output terminals of the device.

3. Noise voltage is measured in a bandwidth of 20 Hz to 20 kHz.



# TPA4860 1-W MONO AUDIO POWER AMPLIFIER

SLOS164A - SEPTEMBER 1996 - REVISED MARCH 2000

# electrical characteristics at specified free-air temperature range, $V_{DD}$ = 5 V (unless otherwise noted)

	PARAMETER		TPA4860			UNIT
			MIN	TYP	MAX	UNIT
V <sub>00</sub>	Output offset voltage	See Note 1		5	20	mV
	Supply ripple rejection ratio	$V_{DD} = 4.9 \text{ V to } 5.1 \text{ V}$		70		dB
I <sub>DD</sub>	Supply current			3.5		mA
I <sub>DD(M)</sub>	Supply current, mute			750		μΑ
I <sub>DD(SD)</sub>	Supply current, shutdown			0.6		μΑ
$V_{IH}$	High-level input voltage (HP-IN)			2.5		V
V <sub>IL</sub>	Low-level input voltage (HP-IN)			2.5		V
Vон	High-level output voltage (HP-SENSE)	ΙΟ = 500 μΑ	2.5	2.8		V
VOL	Low-level output voltage (HP-SENSE)	$I_{O} = -500 \mu\text{A}$		0.2	0.8	V

NOTE 1: At 3 V <  $V_{DD}$  < 5 V the dc output voltage is approximately  $V_{DD}/2$ .

# operating characteristic, V<sub>DD</sub> = 5 V, T<sub>A</sub> = 25°C, R<sub>L</sub> = 8 $\Omega$

	PARAMETER		TEST CONDITIONS		TPA4860			UNIT
	FARAMETER		1EST CONDITIONS		MIN	TYP	MAX	UNIT
		THD = 0.2%, A <sub>V</sub> = 2	f = 1 kHz,		1000		mW	
РО	PO Output power, see Note 2		THD = 2%, A <sub>V</sub> = 2	f = 1 kHz,		1100		mW
ВОМ	Maximum output power bandwidth		Gain = 10,	THD = 2%		20		kHz
В1	Unity-gain bandwidth		Open Loop			1.5		MHz
	Cumply simple selection setio	BTL	f = 1 kHz			56		dB
	Supply ripple rejection ratio SE		f = 1 kHz	·		30		dB
Vn	Noise output voltage, see Note 3		Gain = 2			20		μV

NOTES: 2. Output power is measured at the output terminals of the device.

3. Noise voltage is measured in a bandwidth of 20 Hz to 20 kHz.



# **TYPICAL CHARACTERISTICS**

# **Table of Graphs**

			FIGURE
Voo	Output offset voltage	Distribution	1,2
l <sub>DD</sub>	Supply current distribution	vs Free-air temperature	3,4
THD+N	Total harmonic distortion plus noise	vs Frequency	5,6,7,8,9, 10,11,15, 16,17,18
		vs Output power	12,13,14, 19,20,21
I <sub>DD</sub>	Supply current	vs Supply voltage	22
V <sub>n</sub>	Output noise voltage	vs Frequency	23,24
	Maximum package power dissipation	vs Free-air temperature	25
	Power dissipation	vs Output power	26,27
	Maximum output power	vs Free-air temperature	28
	Outrait a suice	vs Load Resistance	29
	Output power	vs Supply Voltage	30
	Open loop frequency response	vs Frequency	31
	Supply ripple rejection ratio	vs Frequency	32,33






Figure 1

SUPPLY CURRENT DISTRIBUTION

# 

Figure 3

OUTPUT OFFSET VOLTAGE

25

V<sub>CC</sub> = 3.3 V

15

15


5

**DISTRIBUTION OF TPA4860** 

Figure 2

2 3

VOO - Output Offset Voltage - mV







# TOTAL HARMONIC DISTORTION PLUS NOISE

# vs **FREQUENCY** THD+N – Total Harmonic Distortion Plus Noise – % V<sub>DD</sub> = 5 V P<sub>O</sub> = 1 W $A_V = -2 \text{ V/V}$ $R_L = 8 \Omega$ $C_B = 0.1 \mu F$ 0.1 $C_B = 1 \mu F$ 20 100 1 k 10 k 20 k f - Frequency - Hz Figure 5


# TOTAL HARMONIC DISTORTION PLUS NOISE vs



# TOTAL HARMONIC DISTORTION PLUS NOISE




# TOTAL HARMONIC DISTORTION PLUS NOISE







# TOTAL HARMONIC DISTORTION PLUS NOISE




# TOTAL HARMONIC DISTORTION PLUS NOISE



# TOTAL HARMONIC DISTORTION PLUS NOISE



# TOTAL HARMONIC DISTORTION PLUS NOISE






# TOTAL HARMONIC DISTORTION PLUS NOISE vs


# 

# TOTAL HARMONIC DISTORTION PLUS NOISE



# Figure 15

# TOTAL HARMONIC DISTORTION PLUS NOISE



# TOTAL HARMONIC DISTORTION PLUS NOISE




Figure 16

# TOTAL HARMONIC DISTORTION PLUS NOISE




Figure 17

# TOTAL HARMONIC DISTORTION PLUS NOISE vs




Figure 18

# TOTAL HARMONIC DISTORTION PLUS NOISE

# **OUTPUT POWER**




Figure 19

# TOTAL HARMONIC DISTORTION PLUS NOISE

### vs **OUTPUT POWER**






Figure 20



# TOTAL HARMONIC DISTORTION PLUS NOISE





# **OUTPUT NOISE VOLTAGE**




Figure 23






Figure 24

TEXAS










Figure 26

# MAXIMUM OUTPUT POWER







Figure 28





### **OPEN LOOP FREQUENCY RESPONSE** 100 45° $V_{DD} = 5 V$ $R_L = 8 \Omega$ $\overline{C_B} = 0.1 \, \mu F$ 80 –45° 60 G - Gain - dB Phase 40 Gain 20 -135° 0 -180° -20 -225° 10 100 10 k 100 k 1 M 10 M 1 k f - Frequency - Hz Figure 31



# SUPPLY RIPPLE REJECTION RATIO




Figure 33

# **APPLICATION INFORMATION**

# bridged-tied load versus single-ended mode

Figure 34 shows a linear audio power amplifier (APA) in a bridge tied load (BTL) configuration. A BTL amplifier actually consists of two linear amplifiers driving both ends of the load. There are several potential benefits to this differential drive configuration but initially let us consider power to the load. The differential drive to the speaker means that as one side is slewing up the other side is slewing down and vice versa. This in effect doubles the voltage swing on the load as compared to a ground referenced load. Plugging twice the voltage into the power equation, where voltage is squared, yields 4 times the output power from the same supply rail and load impedance (see equation 1).

$$V_{(rms)} = \frac{V_{O(PP)}}{2\sqrt{2}}$$

$$Power = \frac{V_{(rms)}^{2}}{R_{L}}$$
(1)



# bridged-tied load versus single-ended mode (continued)




Figure 34. Bridge-Tied Load Configuration

In a typical computer sound channel operating at 5 V, bridging raises the power into a 8- $\Omega$  speaker from a singled-ended (SE) limit of 250 mW to 1 W. In sound power, that is a 6-dB improvement which is loudness that can be heard. In addition to increased power there are frequency response concerns, consider the single-supply SE configuration shown in Figure 35. A coupling capacitor is required to block the dc offset voltage from reaching the load. These capacitors can be quite large (approximately 40  $\mu$ F to 1000  $\mu$ F) so they tend to be expensive, occupy valuable PCB area, and have the additional drawback of limiting low-frequency performance of the system. This frequency limiting effect is due to the high pass filter network created with the speaker impedance and the coupling capacitance and is calculated with equation 2.

$$f_{C} = \frac{1}{2\pi R_{L} C_{C}} \tag{2}$$

For example, a  $68-\mu F$  capacitor with an  $8-\Omega$  speaker would attenuate low frequencies below 293 Hz. The BTL configuration cancels the dc offsets, which eliminates the need for the blocking capacitors. Low-frequency performance is then limited only by the input network and speaker response. Cost and PCB space are also minimized by eliminating the bulky coupling capacitor.




Figure 35. Single-Ended Configuration



# bridged-tied load versus single-ended mode (continued)

Increasing power to the load does carry a penalty of increased internal power dissipation. The increased dissipation is understandable considering that the BTL configuration produces 4 times the output power of the SE configuration. Internal dissipation versus output power is discussed further in the *thermal considerations* section.

# BTL amplifier efficiency

Linear amplifiers are notoriously inefficient. The primary cause of these inefficiencies is voltage drop across the output stage transistors. There are two components of the internal voltage drop. One is the headroom or dc voltage drop that varies inversely to output power. The second component is due to the sinewave nature of the output. The total voltage drop can be calculated by subtracting the RMS value of the output voltage from  $V_{DD}$ . The internal voltage drop multiplied by the RMS value of the supply current,  $I_{DD}$ rms, determines the internal power dissipation of the amplifier.

An easy to use equation to calculate efficiency starts out as being equal to the ratio of power from the power supply to the power delivered to the load. To accurately calculate the RMS values of power in the load and in the amplifier, the current and voltage waveform shapes must first be understood (see Figure 36).





Figure 36. Voltage and Current Waveforms for BTL Amplifiers

Although the voltages and currents for SE and BTL are sinusoidal in the load, currents from the supply are very different between SE and BTL configurations. In an SE application the current waveform is a half-wave rectified shape, whereas in BTL it is a full-wave rectified waveform. This means RMS conversion factors are different. Keep in mind that for most of the waveform both the push and pull transistor are not on at the same time, which supports the fact that each amplifier in the BTL device only draws current from the supply for half the waveform. The following equations are the basis for calculating amplifier efficiency.



Efficiency = 
$$\frac{P_L}{P_{SUP}}$$
 (3)

Where:

$$\begin{split} \text{V}_{\text{L}}\text{rms} &= \frac{\text{V}_{\text{P}}}{\sqrt{2}} \\ \text{P}_{\text{L}} &= \frac{\text{V}_{\text{L}}\text{rms}^2}{\text{R}_{\text{L}}} = \frac{\text{V}_{\text{p}}^2}{2\text{R}_{\text{L}}} \\ \text{P}_{\text{SUP}} &= \text{V}_{\text{DD}} \text{I}_{\text{DD}}\text{rms} = \frac{\text{V}_{\text{DD}} \text{2V}_{\text{P}}}{\pi \text{R}_{\text{L}}} \\ \text{I}_{\text{DD}}\text{rms} &= \frac{2\text{V}_{\text{P}}}{\pi \text{R}_{\text{L}}} \end{split}$$

Efficiency of a BTL Configuration 
$$=\frac{\pi V_{P}}{2V_{DD}}=\frac{\pi \left(\frac{P_{L}R_{L}}{2}\right)^{1/2}}{2V_{DD}}$$

(4)

AG employs equation 4 to calculate efficiencies for four different output power levels. Note that the

NO TAG employs equation 4 to calculate efficiencies for four different output power levels. Note that the efficiency of the amplifier is quite low for lower power levels and rises sharply as power to the load is increased, resulting in a nearly flat internal power dissipation over the normal operating range. Note that the internal dissipation at full output power is less than in the half power range. Calculating the efficiency for a specific system is the key to proper power supply design. For a stereo 1-W audio system with 8- $\Omega$  loads and a 5-V supply, the maximum draw on the power supply is almost 3.25 W.

Table 1. Efficiency vs Output Power in 5-V 8- $\Omega$  BTL Systems

OUTPUT POWER (W)	EFFICIENCY (%)	PEAK-TO-PEAK VOLTAGE (V)	INTERNAL DISSIPATION (W)
0.25	31.4	2.00	0.55
0.50	44.4	2.83	0.62
1.00	62.8	4.00	0.59
1.25	70.2	4.47†	0.53

<sup>†</sup> High peak voltages cause the THD to increase.

A final point to remember about linear amplifiers whether they are SE or BTL configured is how to manipulate the terms in the efficiency equation to utmost advantage when possible. Note that in equation 4,  $V_{DD}$  is in the denominator. This indicates that as  $V_{DD}$  goes down, efficiency goes up.

For example, if the 5-V supply is replaced with a 10-V supply (TPA4860 has a maximum recommended  $V_{DD}$  of 5.5 V) in the calculations of NO TAG then efficiency at 1 W would fall to 31% and internal power dissipation would rise to 2.18 W from 0.59 W at 5 V. Then for a stereo 1-W system from a 10-V supply, the maximum draw would be almost 6.5 W. Choose the correct supply voltage and speaker impedance for the application.



# selection of components

Figure 37 is a schematic diagram of a typical notebook computer application circuit.




Figure 37. TPA4860 Typical Notebook Computer Application Circuit

# gain setting resistors, RF and RI

The gain for the TPA4860 is set by resistors R<sub>F</sub> and R<sub>I</sub> according to equation 5.

$$Gain = -2\left(\frac{R_F}{R_I}\right)$$
 (5)

BTL mode operation brings about the factor of 2 in the gain equation due to the inverting amplifier mirroring the voltage swing across the load. Given that the TPA4860 is a MOS amplifier, the input impedance is very high, consequently input leakage currents are not generally a concern although noise in the circuit increases as the value of  $R_F$  increases. In addition, a certain range of  $R_F$  values is required for proper startup operation of the amplifier. Taken together it is recommended that the effective impedance seen by the inverting node of the amplifier be set between 5 k $\Omega$  and 20 k $\Omega$ . The effective impedance is calculated in equation 6.

Effective Impedance = 
$$\frac{R_F R_I}{R_F + R_I}$$
 (6)

As an example, consider an input resistance of 10 k $\Omega$  and a feedback resistor of 50 k $\Omega$ . The gain of the amplifier would be -10 and the effective impedance at the inverting terminal would be 8.3 k $\Omega$ , which is well within the recommended range.



# APPLICATION INFORMATION

# gain setting resistors, RF and RI (continued)

For high performance applications metal film resistors are recommended because they tend to have lower noise levels than carbon resistors. For values of  $R_F$  above  $50~k\Omega$  the amplifier tends to become unstable due to a pole formed from  $R_F$  and the inherent input capacitance of the MOS input structure. For this reason, a small compensation capacitor of approximately 5 pF should be placed in parallel with  $R_F$ . This, in effect, creates a low pass filter network with the cutoff frequency defined in equation 7.

$$f_{c(lowpass)} = \frac{1}{2\pi R_F C_F}$$
 (7)

For example, if  $R_F$  is 100 k $\Omega$  and Cf is 5 pF then  $f_C$  is 318 kHz, which is well outside of the audio range.

# input capacitor, C<sub>I</sub>

In the typical application an input capacitor,  $C_I$ , is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. In this case,  $C_I$  and  $R_I$  form a high-pass filter with the corner frequency determined in equation 8.

$$f_{c(highpass)} = \frac{1}{2\pi R_I C_I}$$
 (8)

The value of  $C_I$  is important to consider as it directly affects the bass (low frequency) performance of the circuit. Consider the example where  $R_I$  is 10 k $\Omega$  and the specification calls for a flat bass response down to 40 Hz. Equation 8 is reconfigured as equation 9.

$$C_{l} = \frac{1}{2\pi R_{l} f_{c}} \tag{9}$$

In this example,  $C_I$  is 0.40  $\mu$ F, so one would likely choose a value in the range of 0.47  $\mu$ F to 1  $\mu$ F. A further consideration for this capacitor is the leakage path from the input source through the input network ( $R_I$ ,  $C_I$ ) and the feedback resistor ( $R_F$ ) to the load. This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications as the dc level there is held at  $V_{DD}/2$ , which is likely higher that the source dc level. Note that it is important to confirm the capacitor polarity in the application.

# power supply decoupling, CS

The TPA4860 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. The optimum decoupling is achieved by using two capacitors of different types that target different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1  $\mu$ F placed as close as possible to the device  $V_{DD}$  lead, works best. For filtering lower-frequency noise signals, a larger aluminum electrolytic capacitor of 10  $\mu$ F or greater placed near the power amplifier is recommended.



# midrail bypass capacitor, CR

The midrail bypass capacitor,  $C_B$ , serves several important functions. During start-up or recovery from shutdown mode,  $C_B$  determines the rate at which the amplifier starts up. This helps to push the start-up pop noise into the subaudible range (so low it can not be heard). The second function is to reduce noise produced by the power supply caused by coupling into the output drive signal. This noise is from the midrail generation circuit internal to the amplifier. The capacitor is fed from a 25-k $\Omega$  source inside the amplifier. To keep the start-up pop as low as possible, the relationship shown in equation 10 should be maintained.

$$\frac{1}{\left(\mathsf{C}_{\mathsf{B}} \times 25 \ \mathsf{k}\Omega\right)} \le \frac{1}{\left(\mathsf{C}_{\mathsf{I}}\mathsf{R}_{\mathsf{I}}\right)} \tag{10}$$

As an example, consider a circuit where  $C_B$  is 0.1  $\mu$ F,  $C_I$  is 0.22  $\mu$ F and  $R_I$  is 10  $k\Omega$ . Inserting these values into the equation 9 we get: 400  $\leq$  454 which satisfies the rule. Bypass capacitor,  $C_B$ , values of 0.1  $\mu$ F to 1  $\mu$ F ceramic or tantalum low-ESR capacitors are recommended for the best THD and noise performance.

# single-ended operation

Figure 38 is a schematic diagram of the recommended SE configuration. In SE mode configurations, the load should be driven from the primary amplifier output (OUT1, terminal 10).




Figure 38. Singled-Ended Mode

Gain is set by the  $R_F$  and  $R_I$  resistors and is shown in equation 11. Since the inverting amplifier is not used to mirror the voltage swing on the load, the factor of 2 is not included.

$$Gain = -\left(\frac{R_F}{R_I}\right) \tag{11}$$

The phase margin of the inverting amplifier into an open circuit is not adequate to ensure stability, so a termination load should be connected to  $V_O2$ . This consists of a 50- $\Omega$  resistor in series with a 0.1- $\mu$ F capacitor to ground. It is important to avoid oscillation of the inverting output to minimize noise and power dissipation.



# single-ended operation (continued)

The output coupling capacitor required in single-supply SE mode also places additional constraints on the selection of other components in the amplifier circuit. The rules described earlier still hold with the addition of the following relationship:

$$\frac{1}{\left(\mathsf{C}_{\mathsf{B}}\times25\ \mathsf{k}\Omega\right)} \leq \frac{1}{\left(\mathsf{C}_{\mathsf{I}}\mathsf{R}_{\mathsf{I}}\right)} \ll \frac{1}{\mathsf{R}_{\mathsf{L}}\mathsf{C}_{\mathsf{C}}} \tag{12}$$

# output coupling capacitor, CC

In the typical single-supply SE configuration, an output coupling capacitor ( $C_C$ ) is required to block the dc bias at the output of the amplifier thus preventing dc currents in the load. As with the input coupling capacitor, the output coupling capacitor and impedance of the load form a high-pass filter governed by equation 13.

$$f_{c \text{ high}} = \frac{1}{2\pi R_L C_C}$$
 (13)

The main disadvantage, from a performance standpoint, is that the load impedances are typically small, which drives the low-frequency corner higher. Large values of  $C_C$  are required to pass low frequencies into the load. Consider the example where a  $C_C$  of 68  $\mu F$  is chosen and loads vary from 8  $\Omega$ , 32  $\Omega$ , to 47  $k\Omega$ . Table 2 summarizes the frequency response characteristics of each configuration.

Table 2. Common Load Impedances vs Low Frequency Output Characteristics in SE Mode

RL	СС	LOWEST FREQUENCY
8 Ω	68 μF	293 Hz
32 Ω	68 μF	73 Hz
47,000 Ω	68 μF	0.05 Hz

As Table 2 indicates, most of the bass response is attenuated into  $8-\Omega$  loads while headphone response is adequate and drive into line level inputs (a home stereo for example) is very good.

# headphone sense circuitry, R<sub>pu</sub>

The TPA4860 is commonly used in systems where there is an internal speaker and a jack for driving external loads (i.e., headphones). In these applications, it is usually desirable to mute the internal speaker(s) when the external load is in use. The headphone inputs (HP-1, HP-2) and headphone output (HP-SENSE) of the TPA4860 were specifically designed for this purpose. Many standard headphone jacks are available with an internal single-pole single-throw (SPST) switch that makes or breaks a circuit when the headphone plug is inserted. Asserting either or both HP-1 and/or HP-2 high mutes the output stage of the amplifier and causes HP-SENSE to go high. In battery-powered applications where power conservation is critical HP-SENSE can be connected to the shutdown input as shown in Figure 39. This places the amplifier in a very low current state for maximum power savings. Pullup resistors in the range from 1 k $\Omega$  to 10 k $\Omega$  are recommended for 5-V and 3.3-V operation.






Figure 39. Schematic Diagram of Typical Headphone Sense Application

Table 3 details the logic for the mute function of the TPA4860.

Table 3. Truth Table for Headphone Sense and Shutdown Functions

INPUTS†			OUTPUT	AMPLIFIER
HP-1	HP-2	SHUTDOWN	HP-SENSE	STATE
Low	Low	Low	Low	Active
Low	High	Low	High	Mute
High	Low	Low	High	Mute
High	High	Low	High	Mute
Х	Х	High	Х	Shutdown

<sup>†</sup> Inputs should never be left unconnected.

# shutdown mode


The TPA4860 employs a shutdown mode of operation designed to reduce quiescent supply current,  $I_{DD(q)}$ , to the absolute minimum level during periods of nonuse for battery-power conservation. For example, during device sleep modes or when other audio-drive currents are used (i.e., headphone mode), the speaker drive is not required. The SHUTDOWN input terminal should be held low during normal operation when the amplifier is in use. Pulling SHUTDOWN high causes the outputs to mute and the amplifier to enter a low-current state,  $I_{DD}$  < 1  $\mu$ A. SHUTDOWN should never be left unconnected because amplifier operation would be unpredictable.

# using low-ESR capacitors

Low-ESR capacitors are recommended throughout this applications section. A real capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance the more the real capacitor behaves like an ideal capacitor.

# thermal considerations

A prime consideration when designing an audio amplifier circuit is internal power dissipation in the device. The curve in Figure 40 provides an easy way to determine what output power can be expected out of the TPA4860 for a given system ambient temperature in designs using 5-V supplies. This curve assumes no forced airflow or additional heat sinking.



X = do not care




Figure 40. Free-Air Temperature Versus Maximum Continuous Output Power

# 5-V versus 3.3-V operation

The TPA4860 was designed for operation over a supply range of 2.7 V to 5.5 V. This data sheet provides full specifications for 5-V and 3.3-V operation, as these are considered to be the two most common standard voltages. There are no special considerations for 3.3-V versus 5-V operation as far as supply bypassing, gain setting, or stability. Supply current is slightly reduced from 3.5 mA (typical) to 2.5 mA (typical). The most important consideration is that of output power. Each amplifier in TPA4860 can produce a maximum voltage swing of  $V_{DD}-1$  V. This means, for 3.3-V operation, clipping starts to occur when  $V_{O(PP)}=2.3$  V as opposed to when  $V_{O(PP)}=4$  V while operating at 5 V. The reduced voltage swing subsequently reduces maximum output power into an 8- $\Omega$  load to less than 0.33 W before distortion begins to become significant.

Operation at 3.3-V supplies, as can be shown from the efficiency formula in equation 4, consumes approximately two-thirds the supply power for a given output-power level than operation from 5-V supplies. When the application demands less than 500 mW, 3.3-V operation should be strongly considered, especially in battery-powered applications.




# **MECHANICAL INFORMATION**

# D (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE PACKAGE

# 14 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012



### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated