**DWP PACKAGE** 

SLIS068 - NOVEMBER1998

- Low Quiescent Supply Current of 20 μA
- Optimized for Low-Power/Battery-Operated Applications
- Two Input Control Lines for Reduced Microcontroller Overhead
- Internal Current Shutdown of 5 A
- 40 V Load Dump Rating
- Integrated Fault Protection and Diagnostics
- CMOS Compatible Schmitt Trigger Inputs for High Noise Immunity

#### (TOP VIEW) 20 GNDS **GNDS** 19 VCC Vcc [ IN1 3 18 STATUS2 17 VCC V<sub>CC</sub> OUT1 16 OUT2 Ουτ1 Γ l OUT2 GND ∏ 7 14 ∏ GND IN2 **∏** 8 13 STATUS1 GND [ 12 ∏ GND GNDS [] 11 GNDS

## description

The TPIC0108B is a PWM control intelligent H-bridge designed specifically for dc motor applications. The device provides forward, reverse, and brake modes of operation. A logic supply voltage of 5 V is internally derived from  $V_{CC}$ .

The TPIC0108B has an extremely low  $r_{DS(on)}$ , 280 m $\Omega$  typical, to minimize system power dissipation. The control inputs (IN1 and IN2) greatly simplify the microcontroller overhead requirement. The device has a low quiescent supply current of 20  $\mu$ A to suit a wide range of automotive and industrial battery-operated applications.

The TPIC0108B provides protection against over-voltage, over-current, over-temperature, and cross conduction faults. Fault diagnostics can be obtained by monitoring the STATUS1 and STATUS2 terminals and the two input control lines. STATUS1 is an open-drain output suitable for wired-or connection. STATUS2 is a push-pull output that provides a latched status output. Under-voltage protection ensures that the outputs, OUT1 and OUT2, will be disabled when  $V_{\rm CC}$  is less than the under-voltage detection voltage  $V_{\rm (UVCC)}$ .

The TPIC0108B is designed using TI's LinBiCMOS™ process. LinBiCMOS allows the integration of low power CMOS structures, precision bipolar cells, and low impedance DMOS transistors.

The TPIC0108B is offered in a 20-pin thermally enhanced small-outline package (DWP) and is characterized for operation over the operating case temperature of –40°C to 125°C.

#### **FUNCTION TABLE**


IN1	IN2	OUT1	OUT2	MODE
0	0	Z	Z	Quiescent supply current mode
0	1	LS	HS	Motor turns clockwise
1	0	HS	LS	Motor turns counter clockwise
1	1	HS	HS	Brake, both HSDs turned on hard

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinBiCMOS is a trademark of Texas Instruments Incorporated.



## block schematic




## **Terminal Functions**

TERM	IINAL	140	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
GND	7, 9, 12, 14	I	Power ground
GNDS	1, 10, 11, 20	I	Substrate ground
IN1	3	I	Control input
IN2	8	I	Control input
OUT1	5, 6	0	Half-H output. DMOS output
OUT2	15, 16	0	Half-H output. DMOS output
STATUS1	13	0	Status output
STATUS2	18	0	Latched status output
VCC	2, 4, 17, 19	I	Supply voltage

NOTE: It is mandatory that all four ground terminals plus at least one substrate terminal are connected to the system ground. Use all V<sub>CC</sub> and OUT terminals.



## schematics of inputs and outputs



## absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Power supply voltage range, V <sub>CC</sub>	0.3 V to 33 V
Logic input voltage range, V <sub>IN</sub>	–0.3 V to 7 V
Load dump (for 400 ms; T <sub>C</sub> = 25°C)	40 V
Status output voltage range, V <sub>O(status)</sub>	–0.3 V to 7 V
Continuous power dissipation, $T_C = 25^{\circ}C$	25 W
Storage temperature range, T <sub>stq</sub>	−55°C to 150°C
Maximum junction temperature, T <sub>J</sub>	150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

T <sub>A</sub> ≤ 25°C	DERATING FACTOR	T <sub>A</sub> = 70°C	T <sub>A</sub> = 125°C
POWER RATING	ABOVE T <sub>A</sub> = 25°C	POWER RATING	POWER RATING
25 W	−0.2 W/°C	16 W	5 W

## recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V <sub>CC</sub>	6	18	V
Operating case temperature, T <sub>C</sub>	-40	125	°C
Switching frequency, fpWM		2	kHz



SLIS068 - NOVEMBER1998

## electrical characteristics over recommended operating case temperature range and $V_{CC} = 5 \text{ V}$ to 6 V (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		LSD	T <sub>J</sub> = 25°C			550	mΩ
	Static drain-source on-resistance (per transistor)	LOD	T <sub>J</sub> = 150°C			850	11177
rDS(on)	I <sub>(BR)</sub> = 1 A	HSD	T <sub>J</sub> = 25°C			600	mΩ
		пор	T <sub>J</sub> = 150°C			870	11122
I <sub>(QCD)</sub>	Open circuit detection current			10	40	100	mA
V(UVCC(OFF))	Under voltage detection on V <sub>CC</sub> , switch off voltage		See Note 1			5	V
V(UVCC(ON))	Under voltage detection on V <sub>CC</sub> , switch on voltage		See Note 1			5.2	V
V <sub>(STL)</sub>	STATUS low output voltage		$I_O = 100 \mu A$ , See Note 1			0.8	V
V(ST2H)	STATUS2 high output voltage		$I_O = 20 \mu A$ , See Note 1	3		5.4	V
I(ST(OFF))	STATUS output leakage current		V <sub>(ST)</sub> = 5 V, See Note 1			5	μΑ
$V_{IL}$	Low level logic input voltage			-0.3		0.5	V
VIH	High level logic input voltage			3.6		7	V
ΔVΙ	Hysteresis of input voltage			0.3			V
ΊΗ	High level logic input current		V <sub>IH</sub> = 3.5 V	2	10	50	μΑ

NOTE 1: The device functions according to the function table for  $V_{CC}$  between  $V_{UVCC}$  and 5 V (no parameters specified). STATUS outputs are not defined for  $V_{CC}$  less than  $V_{UVCC}$ .



SLIS068 - NOVEMBER1998

## electrical characteristics over recommended operating case temperature and supply voltage ranges (unless otherwise noted) (see Note 2)

	PARAMETER			TEST CONDITIONS			MAX	UNIT
		LSD	T <sub>J</sub> = 25°C	$V_{CC} = 6 \text{ V to 9 V}$			380	
			1 J = 23 C	V <sub>CC</sub> = 9 V to 18 V		280	340	mΩ
		LSD	T <sub>J</sub> = 150°C	$V_{CC} = 6 V to 9 V$			620	11152
rpo()	Static drain-source on-resistance		1J = 150 C	V <sub>CC</sub> = 9 V to 18 V		400	560	
rDS(on)	(per transistor) I <sub>BR</sub> = 1 A		T <sub>J</sub> = 25°C	$V_{CC} = 6 \text{ V to 9 V}$			430	
		HSD	17 = 23 C	V <sub>CC</sub> = 9 V to 18 V		280	340	mΩ
		TISD	T <sub>J</sub> = 150°C	$V_{CC} = 6 V to 9 V$			640	11152
			17 = 150 C	$V_{CC} = 9 V \text{ to } 18 V$		400	560	
I <sub>(QB)</sub>	Quiescent battery current		T <sub>J</sub> = 25°C	$T_J = 25^{\circ}C$ $V_{CC} = 13.2 \text{ V}$			20	μΑ
I(QCD)	Open circuit detection current					40	100	mA
T <sub>SDS</sub>	Static thermal shutdown temperatur	е	See Notes 3 and 4		140			°C
T <sub>SDD</sub>	Dynamic thermal shutdown tempera	iture	See Notes 3 and 5		160			°C
loo	CS Current shutdown limit  CON) Continuous bridge current		$V_{CC} = 6 V \text{ to } 9 V$		4.8		7.5	A
ics			V <sub>CC</sub> = 9 V to 18 V		5		7.5	
I <sub>(CON)</sub>			T <sub>J</sub> = 125°C, Operating lifetime 10,000 hours, (see Figure 1)				3	Α
V <sub>(OVCC)</sub>	Over voltage detection on V <sub>CC</sub>				27		36	V
V <sub>(STL)</sub>	STATUS low output voltage		I <sub>O</sub> = 100 μA				0.8	V
V(ST2H)			I <sub>O</sub> = 20 μA		3.9		5.4	V
I(ST(OFF))	STATUS output leakage current		V(ST) = 5 V				5	μΑ
V <sub>IL</sub>	Low level logic input voltage				-0.3		0.8	V
VIH	High level logic input voltage				3.6		7	V
ΔVΙ	Hysteresis of input voltage				0.3			V
lн	High level logic input current		V <sub>IH</sub> = 3.5 V		2	10	50	μΑ

NOTES: 2. The device functions according to the function table for V<sub>CC</sub> between 18 V and V<sub>(OVCC)</sub>, but only up to a maximum supply voltage of 33 V (no parameters specified). Exposure beyond 18 V for extended periods may affect device reliability.

## switching characteristics over recommended operating case temperature and supply voltage ranges (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
+	High-side driver turn-on time	V=0( ) (1 \ (ct 1 \			100	
tout(on)	Low-side driver turn-on time	VDS(on)<1 V at 1 A, VCC = 13.2 V			100	μs
SR	Slew rate, low-to-high sinusoidal (δV/δt)	Voc - 12 2 V	1		6	1//110
SK	Slew rate, high-to-low sinusoidal (δV/δt)	$V_{CC} = 13.2 \text{ V},$ $I_O = 1 \text{ A resistive load}$	1		6	V/μs
td(QCD)	Under current spike duration to trigger open circuit detection	V <sub>CC</sub> = 5 V to 18 V	1		10	ms
td(CS)	Delay time for over current shutdown		5	10	25	μs



<sup>3.</sup> Exposure beyond absolute-maximum-rated condition of junction temperature may affect device reliability.

<sup>4.</sup> No temperature gradient between DMOS transistor and temperature sensor.

<sup>5.</sup> With temperature gradient between DMOS transistor and temperature sensor in a typical application (DMOS transistor as heat source).

SLIS068 - NOVEMBER1998

## thermal resistance

	PARAMETER	MIN	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance		5	°C/W
$R_{\theta JC}$	Junction-to-case thermal resistance		97	°C/W

## PARAMETER MEASUREMENT INFORMATION

Maximum continuous bridge current versus time based on 50 FITs at 100,000 hours operating life (90% confidence model)




Figure 1. Electromigration Reliability Data

## Example:

Average continuous bridge current, ICON	Average junction temperature, T <sub>J</sub>	Operating lifetime of device based on electromigration			
2 A	125°C	>20,000 h			
3 A	125°C	>10,000 h			



## PARAMETER MEASUREMENT INFORMATION

## operating wave forms




Figure 2. Open Circuit




Figure 3. Short Circuit (e.g., OUT2 to V<sub>CC</sub>)



## PARAMETER MEASUREMENT INFORMATION

## operating wave forms (continued)




Figure 5. No Fault

#### PRINCIPLES OF OPERATION

## protective functions and diagnostics<sup>†</sup>

## over current/short circuit<sup>‡</sup>

The TPIC0108B detects shorts to  $V_{CC}$ , ground, or across the load being driven, by comparing the  $V_{DS}$  voltage drop across the DMOS outputs against the threshold voltage. The DMOS outputs of the TPIC0108B will be disabled and the fault flags will be generated 10  $\mu$ s after an over-current or short-circuit fault is detected. This 10  $\mu$ s delay is long enough to serve as a de-glitch filter for high current transients, yet short enough to prevent damage to the DMOS outputs. The DMOS outputs remain latched off until either IN1 or IN2 input is toggled.

In cases where the outputs have a continuous short-to-ground or when enabled from quiescent mode with a short-to-ground already exists (current rise time faster than 0.5 A/ $\mu$ s in both instances), the over-current shutdown threshold will decrease to 3 A to reduce power dissipation. This reduction to 3 A is achieved since the DMOS outputs will not be fully enhanced when the over-current threshold is reached if the current rise time exceeds 0.5 A/ $\mu$ s. Over-current and/or short-circuit protection is provided up to V<sub>CC</sub> = 16.5 V and a junction temperature of 90°C.

#### over temperature

The TPIC0108B disables all DMOS outputs and the fault flags will be set when  $T_J \ge 140^{\circ}$ C (min.). The DMOS outputs remain latched off until either IN1 or IN2 input is toggled.

#### under voltage

The TPIC0108B disables all DMOS outputs when  $V_{CC} \leq V_{(UVCC)}$ . The outputs will be re-enabled when  $V_{CC} \geq V_{(UVCC)}$ . No fault flags are set when under-voltage lockout occurs.

## over voltage

In order to protect the DMOS outputs from damage caused by excessive supply voltage, the TPIC0108B disables all outputs when  $V_{CC} \ge V_{(OVCC)}$ . Once  $V_{CC} \le V_{(OVCC)}$ , either IN1 or IN2 input must be toggled to re-enable the DMOS outputs.

#### cross conduction

Monitoring circuitry for each transistor detects whether the particular transistor is active to prevent the HSD or LSD of the corresponding half H-bridge from conducting.

#### open circuit

During operation, the bridge current is controlled continuously. If the bridge current is >10 mA (min.) for a period >1 ms (min.), the fault flags are set. However, the output transistors will not be disabled.

<sup>‡</sup> If a short circuit occurs (i.e., the over-current detection circuitry is activated) at a supply voltage higher than 16.5 V and a junction temperature higher than 90°C, damage to the device may occur.



<sup>†</sup> All limits mentioned are typical values unless otherwise noted.

SLIS068 - NOVEMBER1998

## PRINCIPLES OF OPERATION

## **DIAGNOSTICS TABLE (see Note 6)**

FLAG	IN1	IN2	OUT1	OUT2	STATUS1†	STATUS2
	0	0	Z LS	Z HS	1	0 <sup>‡</sup>
Normal operation	1 1	0	HS HS	LS HS	1 1	1 1
Open circuit between OUT1 and OUT2	0 0 1	0 1 0	Z LS HS HS	Z HS LS HS	1 0 0	0 <sup>‡</sup> 0 0
Short circuit from OUT1 to OUT2 (see Notes 7 and 8)	0	1 0	X	X	0	0
Short circuit from OUT1 to GND (see Notes 7 and 8)	1 1	0 1	X X	X X	0 0	0 0
Short circuit from OUT2 to GND (see Notes 7 and 8)	0 1	1 1	X X	X X	0 0	0 0
Short circuit from OUT1 to V <sub>CC</sub> (see Notes 7 and 8)	0	1	Х	Х	0	0
Short circuit from OUT2 to V <sub>CC</sub> (see Notes 7 and 8)	1	0	Х	Х	0	0
Over temperature (see Note 9)	0 0 1 1	0 1 0 1	Z Z Z Z	Z Z Z Z	1 0 0 0	0 <sup>‡</sup> 0 0 0

<sup>†</sup>When wired with a pull-up resistor

SYMBOL VALUE 0 Logic low 1 Logic high

HS High-side MOSFET conducting LS Low-side MOSFET conducting Z No output transistors conducting

X Voltage level undefined

NOTES: 6. All input combinations not stated result in STATUS output = 1.

7. STATUS1 active for a minimum of 3  $\mu s$ .

8. STATUS2 active until an input is toggled.

9. Quiescent current consumption can occur only when the temperature drops below the thermal switch-off temperature.




<sup>‡</sup> In quiescent mode, STATUS2 is pulled down to GND via an internal resistor.

STATIC-DRAIN-SOURCE ON-RESISTANCE

## **TYPICAL CHARACTERISTICS**


# STATIC DRAIN-SOURCE ON-RESISTANCE JUNCTION TEMPERATURE 400 $^{ m LDS(on)}$ – Static Drain-Source On-Resistance – m $^{ m CO}$ V<sub>CC</sub> = 9.18 V 300 200 100


# -40 -20 60 80 100 120 T<sub>J</sub> - Junction Temperature - °C Figure 6 **OUTPUT STAGE TURN-ON TIME**



T<sub>J</sub> - Junction Temperature - °C

Figure 8








 $(QB)-Quiescent Battery Current - \mu A$ 

#### APPLICATION INFORMATION



 $<sup>^{\</sup>dagger}$  Necessary for isolating supply voltage or interruption (e.g., 47  $\mu\text{F}).$ 

NOTE: If a STATUS output is not connected to the appropriate microcontroller input, it shall remain unconnected.

#### recirculation current mode

When an inductive load (motor) is switched from one control mode to another, (i.e., forward to reverse) the TPIC0108B automatically enters a special recirculation current mode condition. This condition allows fast elimination of the recirculation currents caused by inductive switching. Once these currents have subsided to an acceptable level, the device automatically enters the requested state. This feature eliminates the need for either internally or externally connected free wheeling diodes and protects the TPIC0108B from damage due to high inductive voltage transients.

The recirculation current mode condition is triggered when the voltage at the HSD output voltage exceeds typically  $V_{CC}$  + 0.7 V. In this condition, a diode inherent in the HSD structure turns on. Simultaneously internal control circuitry turns on the opposite HSD, thus providing a current path for the recirculating currents.

Using TPIC0108B in PWM operation brake mode shall be applied before going into quiescent mode.




## **MECHANICAL DATA**

## DWP (R-PDSO-G\*\*)

## PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

#### **20-PIN SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.

PowerPAD is a trademark of Texas Instruments Incorporated.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated