
SLIS048A - NOVEMBER 1996 - REVISED JANUARY 1998

- Low r_{DS(on)} . . . 0.25 Ω Typ
- High Output Voltage . . . 60 V
- Pulsed Current . . . 10 A Per Channel
- Avalanche Energy Capability . . . 105 mJ
- Input Transient Protection . . . 2000 V

description

The TPIC2601 is a monolithic power DMOS array that consists of six electrically isolated N-channel enhancement-mode DMOS transistors configured with a common source and open drains. Each transistor features integrated high-current zener diodes to prevent gate damage in the event that an overstress condition occurs. These zener diodes also provide up to 2000 V of ESD protection when tested using the human-body model.


KTC or KTD[†] PACKAGE (TOP VIEW)



† TI Japan only

The TPIC2601 is offered in a 15-pin PowerFLEX™ (KTC) package and is characterized for operation over the case temperature range of –40°C to 125°C. A 15-pin PowerFLEX™ (KTD) package is also available for TI Japan only.

schematic



NOTE A: For correct operation, no drain terminal may be taken below GND.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerFLEX is a trademark of Texas Intruments Incorporated.



TPIC2601 6-CHANNEL COMMON-SOURCE POWER DMOS ARRAY

SLIS048A - NOVEMBER 1996 - REVISED JANUARY 1998

absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Drain-to-source voltage, V _{DS}	60 V
Gate-to-source voltage, V _{GS}	
Continuous drain current, each output, all outputs on, T _C = 25°C	2 A
Pulsed drain current, each output, I _O max, T _C = 25°C (see Note 1 and Figure 7)	10 A
Continuous gate-to-source zener diode current, T _C = 25°C	±25 mA
Pulsed gate-to-source zener diode current, T _C = 25°C	±250 mA
Single-pulse avalanche energy, E _{AS} , T _C = 25°C (see Figures 4 and 16)	105 mJ
Continuous total power dissipation at (or below) T _A = 25°C	1.7 W
Power dissipation at (or below) T _C = 75°C, all outputs on	18.75 W
Operating virtual junction temperature range, T _J	40°C to 150°C
Operating case temperature range, T _C	40°C to 125°C
Storage temperature range, T _{stg}	40°C to 125°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms, duty cycle = 2%

electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
V(BR)DSX	Drain-to-source breakdown voltage	I _D = 250 μA,	V _{GS} = 0	60			V	
VGS(th)	Gate-to-source threshold voltage	$I_D = 1 \text{ mA},$	V _{DS} = V _{GS} ,	1.5	2.05	2.2	V	
VGS(th)match	Gate-to-source threshold voltage matching	See Figure 5			5	40	mV	
V _(BR) GS	Gate-to-source breakdown voltage	IGS = 250 μA		18			V	
V _(BR) SG	Source-to-gate breakdown voltage	ISG = 250 μA		9			V	
V _{DS(on)}	Drain-to-source on-state voltage	I _D = 2 A, See Notes 2 and 3	V _{GS} = 10 V,		0.5	0.6	V	
VF(SD)	Forward on-state voltage, source-to-drain	Is = 2A, See Notes 2 and 3 ar	VGS = 0, nd Figure 12		0.85	1	٧	
l	Zero-gate-voltage drain current	V _{DS} = 48 V, V _{GS} = 0	T _C = 25°C		0.05	1	A	
IDSS			T _C = 125°C		0.5	10	μΑ	
IGSSF	Forward gate current, drain short circuited to source	V _{GS} = 10 V,	V _{DS} = 0		20	200	nA	
I _{GSSR}	Reverse gate current, drain short circuited to source	V _{SG} = 5 V,	V _{DS} = 0		10	100	nA	
race	Static drain to course on state resistance	b-source on-state resistance $ \begin{vmatrix} V_{GS} = 10 \text{ V}, \\ I_{D} = 2 \text{ A}, \\ \text{See Notes 2 and 3} \\ \text{and Figures 6 and 7} \end{vmatrix} $	T _C = 25°C		0.25	0.3	Ω	
rDS(on)	See Notes 2 and 3			0.4	0.5	22		
9fs	Forward transconductance	V _{DS} = 15 V, See Notes 2 and 3 and Figure 9	I _D = 1 A	1.3	1.95		S	
C _{iss}	Short-circuit input capacitance, common source				180	225		
C _{oss}	Short-circuit output capacitance, common source	V _{DS} = 25 V, f = 1 MHz.	V _{GS} = 0, See Figure 11		110	138	pF	
C _{rss}	Short-circuit reverse transfer capacitance, common source	1	- 1 IVII 12,	· · · · · · · · · · · · · · · · · ·		80	100	

NOTES: 2. Technique should limit $T_J - T_C$ to 10°C maximum.

^{3.} These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.



TPIC2601 6-CHANNEL COMMON-SOURCE POWER DMOS ARRAY

SLIS048A - NOVEMBER 1996 - REVISED JANUARY 1998

source-to-drain diode characteristics, $T_{\mbox{\scriptsize C}}$ = 25 $^{\circ}\mbox{\scriptsize C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
trr(SD)	Reverse-recovery time	I _S = 1 A, V _{DS} = 48 V,		72		ns
Q _{RR}	Total diode charge	$V_{GS} = 0$, $di/dt = 100 \text{ A/}\mu\text{s}$, See Figures 1 and 14		180		nC

resistive-load switching characteristics, $T_C = 25^{\circ}C$


	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
td(on)	Delay time, V_{GS} to V_{DS} turn on		194		
td(off)	Delay time, $V_{GS} \downarrow$ to $V_{DS} \uparrow$ turn off	$V_{DD} = 25 \text{ V}, R_L = 25 \Omega, t_{en} = 10 \text{ ns},$	430		no
t _r	Rise time, V _{DS}	t _{dis} = 10 ns, See Figure 2	90		ns
tf	Fall time, V _{DS}		180		
Qg	Total gate charge		5.1	6.4	
Q _{gs(th)}	Threshold gate-to-source charge	V _{DD} = 48 V, I _D = 1 A, V _{GS} = 10 V, See Figure 3	0.5	0.63	nC
Q _{gd}	Gate-to-drain charge	Goot igaile o	2.75	3.4	
LD	Internal drain inductance		5		nH
LS	Internal source inductance				ш
Rg	Internal gate resistance		500		Ω

thermal resistance

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	All outputs with equal power			72	
Pouc	θJC Junction-to-case thermal resistance	All outputs with equal power			4	°C/W
LANC		One output dissipating power			7	




PARAMETER MEASUREMENT INFORMATION



†I_{RM} = maximum recovery current

Figure 1. Reverse-Recovery Current Waveform of Source-to-Drain Diode



NOTE A: The pulse generator has the following characteristics: $t_{en} \le 10$ ns, $t_{dis} \le 10$ ns, $Z_{O} = 50 \ \Omega$.

Figure 2. Resistive Switching



PARAMETER MEASUREMENT INFORMATION





Figure 3. Gate Charge Test Circuit and Waveform



NOTES: A. The pulse generator has the following characteristics: $t_r \le 10$ ns, $t_f \le 10$ ns, $Z_O = 50 \Omega$.

B. Input pulse duration (t_W) is increased until peak current $I_{AS} = 2 A$.

Energy test level is defined as $E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2} = 105 \text{ mJ minimum where } t_{av} = \text{avalanche time.}$

Figure 4. Single-Pulse Avalanche-Energy Test Circuit and Waveforms

VGS(th) - Gate-to-Source Threshold Voltage - V

- 40 - 20

0

TYPICAL CHARACTERISTICS

JUNCTION TEMPERATURE 2.5 2 I_D = 1 mA 1 0.5

Figure 5

40 60

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE vs

T_J - Junction Temperature - °C

80 100 120 140 160




Figure 7

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE




Figure 6

DRAIN CURRENT vs DRAIN-TO-SOURCE VOLTAGE




Figure 8



ID - Drain Current - A

TYPICAL CHARACTERISTICS

DISTRIBUTION OF FORWARD TRANSCONDUCTANCE




Figure 9

CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




Figure 11

DRAIN CURRENT vs GATE-TO-SOURCE VOLTAGE




Figure 10

SOURCE-TO-DRAIN DIODE CURRENT vs SOURCE-TO-DRAIN VOLTAGE





Figure 12


TYPICAL CHARACTERISTICS

DRAIN-TO-SOURCE VOLTAGE AND GATE-TO-SOURCE VOLTAGE vs **GATE CHARGE** 60 12 $T_C = 25^{\circ}C$ See Figure 3 V_{DD} = 20 V 50 V_{DS} - Drain-to-Source Voltage - V – Gate-to-Source Voltage – $V_{DD} = 30 \text{ V}$ 40 8 30 6 20 $V_{DD} = 48 V$ 2 10 $V_{DD} = 20 V$ 0 5 6 0 3 4 Q_q - Gate Charge - nC





REVERSE-RECOVERY TIME



. .9 .. .

MAXIMUM PEAK AVALANCHE CURRENT vs





Figure 16



THERMAL INFORMATION

KTC PACKAGE† NORMALIZED JUNCTION-TO-AMBIENT THERMAL RESISTANCE

PULSE DURATION



 $\ensuremath{^{\dagger}}$ Device mounted on 24 in 2 , 4-layer FR4 printed-circuit board with no heatsink.

 $\begin{aligned} \text{NOTE A:} \quad Z_{\theta A}(t) &= r(t) \; R_{\theta JA} \\ \quad t_W &= \text{pulse duration} \\ \quad t_C &= \text{cycle time} \\ \quad d &= \text{duty cycle} = t_W/t_C \end{aligned}$

Figure 17



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated