捷多邦,专业PCB打样工厂,24小时加急出货TPIC6A259 POWER LOGIC 8-BIT ADDRESSABLE LATCH

SLIS004B - APRIL 1993 - REVISED SEPTEMBER 1995

- Low r_{DS}(on) . . . 1 Ω Typ
- Output Short-Circuit Protection
- Avalanche Energy . . . 75 mJ
- Eight 350-mA DMOS Outputs
- 50-V Switching Capability
- Four Distinct Function Modes
- Low Power Consumption


description

This power logic 8-bit addressable latch controls open-drain DMOS-transistor outputs and is designed for general-purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and decoders or demultiplexers. This is a multifunctional device capable of operating as eight addressable latches or an 8-line demultiplexer with active-low DMOS outputs. Each open-drain DMOS transistor features an independent chopping current-limiting circuit to prevent damage in the case of a short circuit.


Four distinct modes of operation are selectable by controlling the clear (\overline{CLR}) and enable (\overline{G}) inputs as enumerated in the function table. In the addressable-latch mode, data at the data-in (D) terminal is written into the addressed latch. The addressed DMOS-transistor output inverts the data input with all unaddressed DMOS-transistor outputs remaining in their previous states. In the memory mode, all DMOS-transistor outputs remain in their previous states and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data in the latch, enable G should be held high (inactive) while the address lines are changing. In the 8-line demultiplexing mode, the addressed output is inverted with respect to the D input and all other outputs are high. In the clear mode, all outputs are high and unaffected by the address and data inputs.

Separate power ground (PGND) and logic ground (LGND) terminals are provided to facilitate maximum system flexibility. All PGND terminals are internally connected, and each PGND terminal must be externally connected to the power system ground in order to minimize parasitic impedance. A single-point connection between LGND and PGND must be made externally in a manner that reduces crosstalk between the logic and load circuits.

NE PACKAGE (TOP VIEW)



DW PACKAGE (TOP VIEW)



FUNCTION TABLE

INPUTS		S	OUTPUT OF ADDRESSED	EACH OTHER	FUNCTION		
CLR	G	D	DRAIN	DRAIN	TONOTION		
Н	L	Н	L	Q _{io}	Addressable		
Н	L	L	Н	Q _{io}	Latch		
Н	Н	Х	Q _{io}	Q _{io}	Memory		
L	L	Н	L	Н	8-Line		
L	L	L	Н	H	Demultiplexer		
L	Н	Χ	Н	Н	Clear		

LATCH SELECTION TABLE

LATCH SELECTION TABLE								
SELE	CT IN	DRAIN						
S2	S 1	S0	ADDRESSED					
L	L	L	0					
L	L	Н	1					
L	Н	L	2					
L	Н	Н	3					
Н	L	L	4					
Н	L	Н	5					
Н	Н	L	6					
Н	Н	Н	7					


TPIC6A259 POWER LOGIC 8-BIT ADDRESSABLE LATCH

SLIS004B - APRIL 1993 - REVISED SEPTEMBER 1995

description (continued)

The TPIC6A259 is offered in a thermally-enhanced dual-in-line (NE) package and a wide-body, surface-mount (DW) package. The TPIC6A259 is characterized for operation over the operating case temperature range of -40° C to 125°C.

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




SLIS004B - APRIL 1993 - REVISED SEPTEMBER 1995

logic diagram (positive logic) CLR G-DRAIN0 D > C1 CLR DRAIN1 > C1 CLR DRAIN2 D > C1 CLR **Current Limit and Charge Pump** DRAIN3 D > C1 CLR DRAIN4 D > **C**1 CLR DRAIN5 D > **C**1 CLR DRAIN6 D > C1 CLR DRAIN7 D > C1 CLR **PGND**

SLIS004B - APRIL 1993 - REVISED SEPTEMBER 1995

schematic of inputs and outputs



absolute maximum ratings over the recommended operating case temperature range (unless otherwise noted)[†]

Logic supply voltage, V _{CC} (see Note 1)	7 V
Logic input voltage range, V _I	0.3 V to 7 V
Power DMOS drain-to-source voltage, V _{DS} (see Note 2)	
Continuous source-to-drain diode anode current	
Pulsed source-to-drain diode anode current (see Note 3)	2 A
Pulsed drain current, each output, all outputs on, I _D , T _C = 25°C (see Note 3)	1.1 A
Continuous drain current, each output, all outputs on, I_D , $T_C = 25^{\circ}C$	350 mA
Peak drain current single output, T _C = 25°C (see Note 3)	1.1 A
Single-pulse avalanche energy, E _{AS} (see Figure 6)	75 mJ
Avalanche current, I _{AS} (see Note 4)	600 mA
Continuous total dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, T _J	–40°C to 150°C
Operating case temperature range, T _C	–40°C to 125°C
Storage temperature range, T _{Stq}	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to LGND and PGND.
 - 2. Each power DMOS source is internally connected to PGND.
 - 3. Pulse duration \leq 100 μ s, and duty cycle \leq 2%.
 - 4. DRAIN supply voltage = 15 V, starting junction temperature (TJS) = 25°C, L = 210 mH, and IAS = 600 mA (see Figure 6).

DISSIPATION RATING TABLE

PACKAGE	$T_C \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T _C = 25°C	T _C = 125°C POWER RATING
DW	1750 mW	14 mW/°C	350 mW
NE	2500 mW	20 mW/°C	500 mW



TPIC6A259 POWER LOGIC 8-BIT ADDRESSABLE LATCH

SLIS004B - APRIL 1993 - REVISED SEPTEMBER 1995

recommended operating conditions

	MIN	MAX	UNIT
Logic supply voltage, V _{CC}	4.5	5.5	V
High-level input voltage, V _{IH}	0.85 V _{CC}	VCC	V
Low-level input voltage, V _{IL}	0	0.15 V _{CC}	V
Pulsed drain output current, T _C = 25°C, V _{CC} = 5 V (see Notes 3 and 5)	-1.8	0.6	Α
Setup time, D high before G↑,t _{SU} (see Figure 2)	10		ns
Hold time, D high before $\overline{G} \uparrow$, t _h (see Figure 2)	5		ns
Pulse duration, t _W (see Figure 2)	15		ns
Operating case temperature, T _C	-40	125	°C

electrical characteristics, V_{CC} = 5 V, T_{C} = 25°C (unless otherwise noted)

	PARAMETER	-	TEST CONDIT	TIONS	MIN	TYP	MAX	UNIT
V(BR)DSX	Drain-to-source breakdown voltage	I _D = 1 mA			50			V
V _{SD}	Source-to-drain diode forward voltage	IF = 350 mA,	See Note 3			0.8	1.1	V
lн	High-level input current	VI = VCC					1	μΑ
I _{IL}	Low-level input current	V _I = 0					-1	μΑ
Icc	Logic supply current	$I_{O} = 0$,	$V_I = V_{CC}$ or ()		0.5	5	mA
lok	Output current at which chopping starts	T _C = 25°C,	See Note 5 a	nd Figures 3 and 4	0.6	0.8	1.1	Α
I _(nom)	Nominal current	V _{DS(on)} = 0.5 V, I _(nom) = I _D , T _C = 85°C, V _{CC} = 5 V, See Notes 5, 6, and 7			350		mA	
l _a	Off-state drain current	$V_{DS} = 40 \text{ V},$	T _C = 25°C			0.1	1	
ΙD	On-state drain current	V _{DS} = 40 V,	T _C = 125°C			0.2	5	μΑ
	Static drain-to-source on-state	$I_D = 350 \text{ mA},$	T _C = 25°C	See Notes 5 and 6	1	1.5	Ω	
^r DS(on)	resistance	$I_D = 350 \text{ mA},$	T _C = 125°C	and Figures 9 and 10		1.7	2.5	52

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_{C} = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPHL	Propagation delay time, high- to low-level output from D			30		ns
^t PLH	Propagation delay time, low- to high-level output from D	$C_L = 30 \text{ pF}, \qquad I_D = 350 \text{ mA},$		125		ns
t _r	Rise time, drain output	See Figures 1, 2, and 11		60		ns
t _f	Fall time, drain output			30		ns
ta	Reverse-recovery-current rise time	$I_F = 350 \text{ mA}, ext{di/dt} = 20 \text{ A/}\mu\text{s},$		100		ns
t _{rr}	Reverse-recovery time	See Notes 5 and 6 and Figure 5		300		ns

NOTES: 3. Pulse duration \leq 100 μs and duty cycle \leq 2%.

- 5. Technique should limit $T_J T_C$ to $10^{\circ}C$ maximum.
- 6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.
- 7. Nominal current is defined for a consistent comparison between devices from different sources. It is the current that produces a voltage drop of 0.5 V at T_C = 85°C.

thermal resistance

PARAMETER			TEST CONDITIONS			UNIT
Po 10	Thermal registeres innetion to core		All sight outputs with agual power		10	°C/W
R ₀ JC	Thermal resistance, junction-to-case	NE	All eight outputs with equal power		10	-C/VV
D	Thermal registeres junction to embient	DW	All eight outputs with equal power		50	°C/W
$R_{\theta JA}$	Thermal resistance, junction-to-ambient		All eight outputs with equal power		50	C/VV



PARAMETER MEASUREMENT INFORMATION




Figure 1. Typical Operation Mode




Figure 2. Test Circuit, Switching Times, and Voltage Waveforms


NOTES: A. The word generator has the following characteristics: $t_{\Gamma} \le 10$ ns, $t_{W} = 300$ ns, pulsed repetition rate (PRR) = 5 kHz, $Z_{O} = 50 \ \Omega$.

B. C_L includes probe and jig capacitance.




PARAMETER MEASUREMENT INFORMATION

OUTPUT CURRENT vs



REGION 1 CURRENT WAVEFORM



First output current pulses after turn-on in chopping mode with resistive load.

NOTES: A. Figure 3 illustrates the output current characteristics of the device energizing a load having initially low, increasing resistance, e.g., an incandescent lamp. In region 1, chopping occurs and the peak current is limited to I_{OK}. In region 2, output current is continuous. The same characteristics occur in reverse order when the device energizes a load having an initially high, decreasing resistance.

B. Region 1 duty cycle is approximately 2%.

Figure 3. Chopping-Mode Characteristics

OUTPUT CURRENT LIMIT





Figure 4




PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The VGG amplitude and RG are adjusted for di/dt = 20 A/ μ s. A VGG double-pulse train is used to set IF = 0.35 A, where t₁ = 10 μ s, t₂ = 7 μ s, and t₃ = 3 μ s.
 - B. The DRAIN terminal under test is connected to the TP K test point. All other terminals are connected together and connected to the TP A test point.
 - C. I_{RM} = maximum recovery current

Figure 5. Reverse-Recovery-Current Test Circuit and Waveforms of Source-Drain Diode



† Non-JEDEC symbol for avalanche time.

NOTES: A. The word generator has the following characteristics: $t_r \le 10$ ns, $t_f \le 10$ ns, $t_{O} = 50 \Omega$.

B. Input pulse duration, t_W , is increased until peak current $I_{AS} = 600$ mA. Energy test level is defined as $E_{AS} = (I_{AS} \times V_{(BR)DSX} \times t_{aV})/2 = 75$ mJ.

Figure 6. Single-Pulse Avalanche Energy Test Circuit and Waveforms



TYPICAL CHARACTERISTICS

MAXIMUM CONTINUOUS DRAIN CURRENT OF EACH OUTPUT

NUMBER OF OUTPUTS CONDUCTING




Figure 7

STATIC DRAIN-SOURCE ON-STATE RESISTANCE




Figure 9

NOTE A: Technique should limit T_J - T_C to 10°C maximum.

MAXIMUM PEAK DRAIN CURRENT OF EACH OUTPUT

NUMBER OF OUTPUTS CONDUCTING




Figure 8

STATIC DRAIN-SOURCE **ON-STATE RESISTANCE**

LOGIC SUPPLY VOLTAGE





Figure 10



TYPICAL CHARACTERISTICS

SWITCHING TIME vs CASE TEMPERATURE




NOTE A: Technique should limit $T_J - T_C$ to 10°C maximum.

Figure 11

THERMAL INFORMATION

NE PACKAGE TRANSIENT THERMAL IMPEDANCE



The single-pulse curve represents measured data. The curves for various pulse durations are based on the following equation:

$$\begin{split} Z_{\theta JA} &= \left| \begin{array}{c} \frac{t_w}{t_c} \right| R_{\theta JA} + \left| \begin{array}{c} 1 - \frac{t_w}{t_c} \end{array} \right| Z_{\theta}(t_w + t_c) \\ &+ Z_{\theta}(t_w) - Z_{\theta}(t_c) \end{split}$$

Where:

$$\mathbf{Z}_{\theta}(\mathbf{t_W}) \ = \ \text{the single-pulse thermal impedance} \\ \text{for } \mathbf{t} = \ \mathbf{t_W} \ \text{seconds}$$

$$Z_{\theta}(t_{c}) \ = \ \text{the single-pulse thermal impedance} \\ \text{for } t = \ t_{c} \ \text{seconds}$$

$$Z_{\theta}\!\!\left(t_{W} + t_{C}\right) = \text{ the single-pulse thermal impedance} \\ \text{ for } t = t_{W} + t_{C} \text{ seconds}$$

$$d = t_W/t_C$$




Figure 12

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated