捷多邦,专业PCB打样工厂,24小时加急出货TPIC6B596 POWER LOGIC 8-BIT SHIFT REGISTER


SLIS095 - MARCH 2000


- Low r_{DS(on)} . . . 5 Ω
- Avalanche Energy ... 30 mJ
- **Eight Power DMOS-Transistor Outputs of 150-mA Continuous Current**
- 500-mA Typical Current-Limiting Capability
- Output Clamp Voltage . . . 50 V
- **Enhanced Cascading for Multiple Stages**
- All Registers Cleared With Single Input WWW.DZSC.COM
- Low Power Consumption

description

The TPIC6B596 is a monolithic, high-voltage, medium-current power 8-bit shift register designed for use in systems that require relatively high load power. The device contains a built-in voltage clamp on the outputs for inductive transient protection. Power driver applications include relays, solenoids, and other mediumcurrent or high-voltage loads.

This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Data transfers through both the shift and storage registers on the rising edge of the shift-register clock (SRCK) and the register clock (RCK), respectively. The storage register transfers data to the output buffer when shiftregister clear (SRCLR) is high. When SRCLR is low, all registers in the device are cleared. When output enable (\overline{G}) is held high, all data in the output buffers is held low and all drain outputs are off. When \overline{G} is held low, data from the storage register is transparent to the output buffers. When data in the output buffers is low, the DMOStransistor outputs are off. When data is high, the





[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

DMOS-transistor outputs have sink-current capability. The serial output (SER OUT) is clocked out of the device on the falling edge of SRCK to provide additional hold time for cascaded applications. This will provide improved performance for applications where clock signals may be skewed, devices are not located near one another, or the system must tolerate electromagnetic interference.

Outputs are low-side, open-drain DMOS transistors with output ratings of 50 V and 150-mA continuous sinkcurrent capability. Each output provides a 500-mA typical current limit at $T_{C} = 25^{\circ}C$. The current limit decreases as the junction temperature increases for additional device protection.


The TPIC6B596 is characterized for operation over the operating case temperature range of -40° C to 125° C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SLIS095 - MARCH 2000





SLIS095 - MARCH 2000



schematic of inputs and outputs

absolute maximum ratings over recommended operating case temperature range (unless otherwise noted)[†]

Logic supply voltage, V_{CC} (see Note 1) Logic input voltage range, V_1 Power DMOS drain-to-source voltage, V_{DS} (see Note 2) Continuous source-to-drain diode anode current Pulsed source-to-drain diode anode current (see Note 3) Pulsed drain current, each output, all outputs on, I_D , $T_C = 25^{\circ}C$ (see Note 3) Continuous drain current, each output, all outputs on, I_D , $T_C = 25^{\circ}C$ Peak drain current single output, I_{DM} , $T_C = 25^{\circ}C$ (see Note 3) Single-pulse avalanche energy, E_{AS} (see Figure 4) Avalanche current, I_{AS} (see Note 4) Continuous total dissipation Operating virtual junction temperature range, T_J Operating case temperature range, T_C Storage temperature range Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	
--	--

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to GND.

2. Each power DMOS source is internally connected to GND.

- 3. Pulse duration \leq 100 μs and duty cycle \leq 2%.
- 4. DRAIN supply voltage = 15 V, starting junction temperature (T_{JS}) = 25°C, L = 200 mH, I_{AS} = 0.5 A (see Figure 4).

DISSIPATION RATING TABLE						
PACKAGE	$T_C \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T _C = 25°C	T _C = 125°C POWER RATING			
DW	1389 mW	11.1 mW/°C	278 mW			
N	1050 mW	10.5 mW/°C	263 mW			



SLIS095 - MARCH 2000

recommended operating conditions

	MIN	MAX	UNIT
Logic supply voltage, V _{CC}	4.5	5.5	V
High-level input voltage, VIH	0.85 V _{CC}		V
Low-level input voltage, VIL		0.15 V _{CC}	V
Pulsed drain output current, $T_C = 25^{\circ}C$, $V_{CC} = 5 V$ (see Notes 3 and 5)	-500	500	mA
Setup time, SER IN high before SRCK [↑] , t _{SU} (see Figure 2)	15		ns
Hold time, SER IN high after SRCK [↑] , t _h (see Figure 2)	15		ns
Pulse duration, t _W (see Figure 2)	40		ns
Operating case temperature, T _C	-40	125	°C

NOTES: 3. Pulse duration $\leq 100 \ \mu s$ and duty cycle $\leq 2\%$.

5. Technique should limit $T_J - T_C$ to 10°C maximum.

electrical characteristics, V_{CC} = 5 V, T_C = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V(BR)DSX	Drain-to-source breakdown voltage	I _D = 1 mA		50			V
V _{SD}	Source-to-drain diode forward voltage	I _F = 100 mA			0.85	1	V
Maria	High-level output voltage, SER OUT	$I_{OH} = -20 \ \mu\text{A}, \ V_{CC} = 4.5 \ \text{V}$		4.4	4.49		V
VOH		$I_{OH} = -4 \text{ mA}, V_{CC} = 4.5 \text{ V}$		4	4.2		
Ve	Low-level output voltage, SER OUT	$I_{OL} = 20 \ \mu\text{A}, V_{CC} = 4.5 \ \text{V}$			0.005	0.1	V
VOL		$I_{OL} = 4 \text{ mA}, V_{CC} = 4.5 \text{ V}$			0.3	0.5	
ΙΗ	High-level input current	$V_{CC} = 5.5 V$, $V_I = V_{CC}$				1	μΑ
۱ _{IL}	Low-level input current	V _{CC} = 5.5 V, V _I = 0				-1	μΑ
ICC	Logic supply current		All outputs off		20	100	
		V _{CC} = 5.5 V	All outputs on		150	300	μA
ICC(FRQ)	Logic supply current at frequency	$f_{SRCK} = 5 \text{ MHz}, C_L = 30 \text{ pF},$ All outputs off, See Figures	2 and 6		0.4	5	mA
I _N	Nominal current	$V_{DS(on)} = 0.5 V,$ $I_N = I_D, T_C = 85^{\circ}C$	See Notes 5, 6, and 7		90		mA
l= ev	Off-state drain current	$V_{DS} = 40 \text{ V}, V_{CC} = 5.5 \text{ V}$			0.1	5	
IDSX		V _{DS} = 40 V, V _{CC} = 5.5 V,	T _C = 125°C		0.15	8	μA
		$I_D = 100 \text{ mA}, \text{ V}_{CC} = 4.5 \text{ V}$			4.2	5.7	
rDS(on)	Static drain-source on-state resistance	$I_D = 100 \text{ mA}, T_C = 125^{\circ}\text{C}, \ V_{CC} = 4.5 \text{ V}$	See Notes 5 and 6 and Figures 7 and 8		6.8	9.5	Ω
		I _D = 350 mA, V _{CC} = 4.5 V	1		5.5	8	

NOTES: 5. Technique should limit T_J – T_C to 10°C maximum.
6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

7. Nominal current is defined for a consistent comparison between devices from different sources. It is the current that produces a voltage drop of 0.5 V at T_C = 85°C.



SLIS095 - MARCH 2000

switching characteristics, V_{CC} = 5 V, T_C = 25° C

PARAMETER		TEST CONDITIONS	MIN TYP MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output from \overline{G}		150	ns
^t PHL	Propagation delay time, high-to-low-level output from \overline{G}	C _L = 30 pF, I _D = 100 mA,	90	ns
t _r	Rise time, drain output	See Figures 1, 2, and 9	200	ns
t _f	Fall time, drain output		200	ns
^t pd	Propagation delay time, SRCK \downarrow to SEROUT	$C_L = 30 \text{ pF}, \qquad I_D = 100 \text{ mA},$ See Figure 2	15	ns
^f (SRCK)	Serial clock frequency	C _L = 30 pF, I _D = 100 mA, See Note 8	10	MHz
ta	Reverse-recovery-current rise time	I _F = 100 mA, di/dt = 20 A/μs,	100	
t _{rr}	Reverse-recovery time	See Notes 5 and 6 and Figure 3	300	ns

NOTES: 5. Technique should limit $T_J - T_C$ to 10°C maximum.

6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

 This is the maximum serial clock frequency assuming cascaded operation where serial data is passed from one stage to a second stage. The clock period allows for SRCK → SEROUT propagation delay and setup time plus some timing margin.

thermal resistance

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT	
R _{0JA} Thermal resistance, junction-to-a	Thermal registeries, junction to embient	DW package	All 9 outputs with aqual power		90	°C/W
	memai resistance, junction-to-ambient	N package	All 8 outputs with equal power		95	C/vv


PARAMETER MEASUREMENT INFORMATION 5 V 24 V 5 4 3 2 1 0 5 V SRCK 2 0 V ID, 8 Vcc SRCLR 5 V G **R**_L = 235 Ω 13 0 V SRCK 4-7, 5 V DUT Output SER IN 14-17 Word 3 0 V DRAIN SER IN Generator 5 V (see Note A) RCK 12 RCK $C_L = 30 \text{ pF}$ 0 V (see Note B) 9 5 V G SRCLR 0 V GND 24 V 10, 11, 19 DRAIN1 0.5 V **VOLTAGE WAVEFORMS TEST CIRCUIT**

- NOTES: A. The word generator has the following characteristics: $t_f \le 10$ ns, $t_f \le 10$ ns, $t_W = 300$ ns, pulsed repetition rate (PRR) = 5 kHz, $Z_O = 50 \ \Omega$.
 - B. CL includes probe and jig capacitance.

Figure 1. Resistive-Load Test Circuit and Voltage Waveforms



SLIS095 – MARCH 2000



PARAMETER MEASUREMENT INFORMATION


SER OUT PROPAGATION DELAY WAVEFORM

- NOTES: A. The word generator has the following characteristics: $t_f \le 10$ ns, $t_f \le 10$ ns, $t_W = 300$ ns, pulsed repetition rate (PRR) = 5 kHz, $Z_O = 50 \Omega$.
 - B. CL includes probe and jig capacitance.

Figure 2. Test Circuit, Switching Times, and Voltage Waveforms




SLIS095 - MARCH 2000



PARAMETER MEASUREMENT INFORMATION

- NOTES: A. The DRAIN terminal under test is connected to the TP K test point. All other terminals are connected together and connected to the TP A test point.
 - B. The V_{GG} amplitude and R_G are adjusted for di/dt = 20 A/ μ s. A V_{GG} double-pulse train is used to set I_F = 0.1 A, where t₁ = 10 μ s, t₂ = 7 μ s, and t₃ = 3 μ s.

Figure 3. Reverse-Recovery-Current Test Circuit and Waveforms of Source-to-Drain Diode



SINGLE-PULSE AVALANCHE ENERGY TEST CIRCUIT




NOTES: A. The word generator has the following characteristics: $t_{f} \le 10$ ns, $t_{f} \le 10$ ns, $Z_{O} = 50 \Omega$. B. Input pulse duration, t_{W} , is increased until peak current $I_{AS} = 0.5$ A. Energy test level is defined as $E_{AS} = I_{AS} \times V_{(BR)DSX} \times t_{av}/2 = 30$ mJ.





SLIS095 - MARCH 2000




TYPICAL CHARACTERISTICS

Figure 7



Figure 8


SLIS095 - MARCH 2000



NOTE A: Technique should limit T_J-T_C to 10°C maximum.



SLIS095 - MARCH 2000



THERMAL INFORMATION



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated