- Fully Integrated $\mathrm{V}_{\mathrm{cc}}$ and $\mathrm{V}_{\mathrm{pp}}$ Switching for Dual-Slot PC CardTM Interface
- $\mathbf{P}^{2} \mathbf{C}^{\text {TM }}$ 3-Lead Serial Interface Compatible With CardBus ${ }^{\text {TM }}$ Controllers
- Meets PC Card Standards
- RESET Allows System Initialization of PC Cards
- 12-V Supply Can Be Disabled Except During 12-V Flash Programming
- Short-Circuit and Thermal Protection
- Space-Saving 30-Pin SSOP (DB) Package
- Compatible With 3.3-V, 5-V and 12-V PC Cards
- Power Saving $I_{D D}=83 \mu \mathrm{~A}$ Typ, $\mathrm{I}_{\mathrm{Q}}=1 \mu \mathrm{~A}$
- Low $r_{D S(o n)}\left(160-m \Omega V_{C C}\right.$ Switch)
- Break-Before-Make Switching

DB OR DF PACKAGE
(TOP VIEW)


NC - No internal connection

## description

The TPS2202AI PC Card power-interface switch provides an integrated power-management solution for two PC Cards. All of the discrete power MOSFETs, a logic section, current limiting, thermal protection, and power-good reporting for PC Card control are combined on a single integrated circuit (IC), using the Texas Instruments LinBiCMOS ${ }^{\text {TM }}$ process. The circuit allows the distribution of $3.3-\mathrm{V}, 5-\mathrm{V}$, and/or $12-\mathrm{V}$ card power by means of the $\mathrm{P}^{2} \mathrm{C}$ (PCMCIA Peripheral-Control) Texas Instruments nonproprietary serial interface. The current-limiting feature eliminates the need for fuses, which reduces component count and improves reliability. Current-limit reporting can help the user isolate a system fault to a specific card.
The TPS2202AI incorporates a reset function, selectable by one of two inputs, to help alleviate system errors. The reset function enables PC Card initialization concurrent with host platform initialization, allowing a system reset. Reset is accomplished by grounding the $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{pp}}$ (flash-memory programming voltage) outputs, which discharges residual card voltage.
End equipment for the TPS2202Al includes notebook computers, desktop computers, personal digital assistants (PDAs), digital cameras, handiterminals, and bar-code scanners.

AVAILABLE OPTIONS

| $\mathbf{T}_{\mathbf{J}}$ | PACKAGED DEVICES |  |
| :---: | :---: | :---: |
|  | SSOP <br> (DB) $\dagger$ | SSOP <br> (DF) $\dagger$ |
| $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ | TPS2202AIDBR | TPS2202AIDFR |

† The DB and DF packages are only available taped and reeled, inidcated by the R suffix on the device type.

[^0]typical PC card power-distribution application


Terminal Functions

| TERMINAL |  | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| 3.3 V | 15, 16, 17 | 1 | 3.3-V $\mathrm{V}_{\mathrm{CC}}$ input for card power |
| 5 V | 1, 2, 30 | 1 | $5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ input for card power |
| 12V | 7, 24 | 1 | $12-\mathrm{V} \mathrm{V}_{\mathrm{pp}}$ input for card power |
| AVCC | 9, 10, 11 | 0 | Switched output that delivers $3.3 \mathrm{~V}, 5 \mathrm{~V}$, low or high impedance to card |
| AVPP | 8 | 0 | Switched output that delivers $3.3 \mathrm{~V}, 5 \mathrm{~V}, 12 \mathrm{~V}$, low or high impedance to card |
| APWR_GOOD | 13 | 0 | Logic-level power-ready output that stays low as long as AVPP is within limits |
| BVCC | 20, 21, 22 | 0 | Switched output that delivers $3.3 \mathrm{~V}, 5 \mathrm{~V}$, low or high impedance |
| BVPP | 23 | 0 | Switched output that delivers $3.3 \mathrm{~V}, 5 \mathrm{~V}, 12 \mathrm{~V}$, low or high impedance |
| BPWR_GOOD | 19 | 0 | Logic-level power-ready output that remains low as long as BVPP is within limits |
| CLOCK | 4 | 1 | Logic-level clock for serial data word |
| DATA | 3 | 1 | Logic-level serial data word |
| GND | 12 |  | Ground |
| LATCH | 5 | 1 | Logic-level latch for serial data word |
| NC | $\begin{aligned} & 26,27, \\ & 28,29 \end{aligned}$ |  | No internal connection |
| $\overline{\mathrm{OC}}$ | 18 | 0 | Logic-level overcurrent reporting output that goes low when an overcurrent condition exists |
| RESET | 6 | 1 | Logic-level RESET input active high. Do not connect if terminal 14 is used. |
| RESET | 14 | 1 |  |
| $\mathrm{V}_{\mathrm{DD}}$ | 25 | 1 | 5-V power to chip |

absolute maximum ratings over operating free-air temperature (unless otherwise noted) $\dagger$

| Supply voltage range, $\mathrm{V}_{\text {D }}$ | -0.3 V to 7 V |
| :---: | :---: |
| Input voltage range for card power: $\mathrm{V}_{1(5 \mathrm{~V})}$ | -0.3 V to 7 V |
| $\mathrm{V}_{\text {I }}(\mathrm{3} .3 \mathrm{~V})$ | -0.3 V to $\mathrm{V}_{1(5 \mathrm{~V})}$ |
| $\mathrm{V}_{\mathrm{l}(12 \mathrm{~V})}$ | -0.3 V to 14 V |
| Logic input voltage | -0.3 V to 7 V |
| Continuous total power dissipation | See Dissipation Rating Table |
| Output current (each card): $\mathrm{l} \mathrm{O}(\mathrm{xVCC})$ | internally limited |
| l (xVPP) | internally limited |
| Operating virtual junction temperature range, T | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| Storage temperature range, $\mathrm{T}_{\text {stg }}$ | $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Lead temperature $1,6 \mathrm{~mm}$ ( $1 / 16 \mathrm{inch}$ ) from case |  |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

| PACKAGE | $\mathbf{T}_{\mathbf{A}} \leq \mathbf{2 5}{ }^{\circ} \mathbf{C}$ <br> POWER RATING | DERATING FACTOR <br> ( <br> ABOVE TA | $\mathbf{T}_{\mathbf{A}}=\mathbf{2 5} \mathbf{7 0}^{\circ} \mathbf{C}$ <br> POWER RATING | $\mathbf{T}_{\mathbf{A}}=\mathbf{8 5}{ }^{\circ} \mathbf{C}$ <br> POWER RATING |
| :---: | :---: | :---: | :---: | :---: |
| DF | 1158 mW | $9.26 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 741 mW | 602 mW |
| DB | 1024 mW | $8.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 655 mW | 532 mW |

$\ddagger$ These devices are mounted on an FR4 board with no special thermal considerations.
recommended operating conditions

|  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\mathrm{DD}}$ |  | 4.75 | 5.25 | V |
| Input voltage range, $\mathrm{V}_{\mathrm{l}}$ | $\mathrm{V}_{1(5 \mathrm{~V})}$ | 0 | 5.25 | V |
|  | $\mathrm{V}_{1(3.3 \mathrm{~V})}$ | 0 | $\mathrm{V}_{1(5 \mathrm{~V})}{ }^{\text {§ }}$ | V |
|  | $\mathrm{V}_{\mathrm{l}(12 \mathrm{~V})}$ | 0 | 13.5 | V |
| Output current | $\mathrm{O}(\mathrm{xVCC})$ at $25^{\circ} \mathrm{C}$ |  | 1 | A |
|  | $1 \mathrm{O}(\mathrm{xVPP})$ at $25^{\circ} \mathrm{C}$ |  | 150 | mA |
| Clock frequency |  | 0 | 2.5 | MHz |
| Operating virtual junction temperature, $\mathrm{T}_{J}$ |  | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |

$\S \mathrm{V}_{\mathrm{l}(3.3 \mathrm{~V})}$ should not be taken above $\mathrm{V}_{\mathrm{l}(5 \mathrm{~V})}$.
electrical characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ (unless otherwise noted)

## dc characteristics

| PARAMETER |  |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Switch resistances $\dagger$ | 5 V to xVCC |  |  |  | 160 | $\mathrm{m} \Omega$ |
|  |  | 3.3 V to xVCC |  |  |  | 225 |  |
|  |  | 5 V to xVPP |  |  |  | 6 | $\Omega$ |
|  |  | 3.3 V to xVPP |  |  |  | 6 |  |
|  |  | 12 V to xVPP |  |  |  | 1 |  |
| $\mathrm{V}_{\mathrm{O}}(\mathrm{xVPP}$ ) | Clamp low voltage |  | lpp at 10 mA |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{O}}(\mathrm{xVCC})$ | Clamp low voltage |  | 1 CC at 10 mA |  |  | 0.8 | V |
| Ilkg | Leakage current | $I_{p p}$ High-impedance state | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 1 | 10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ |  |  | 50 |  |
|  |  | ICC High-impedance state | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 1 | 10 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ |  |  | 50 |  |
| 1 | Input current | IDD Supply current | $\begin{aligned} & \mathrm{V}_{\mathrm{O}(\mathrm{AVCC})}=\mathrm{V}_{\mathrm{O}(\mathrm{BVCC})}=5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{O}(\mathrm{AVPP})}=\mathrm{V}_{\mathrm{O}(\mathrm{BVPP})}=12 \mathrm{~V} \end{aligned}$ |  | 83 | 150 | $\mu \mathrm{A}$ |
|  |  | IDD Supply current in shutdown | $\begin{aligned} & \mathrm{V}_{\mathrm{O}(\mathrm{BVCC})}=\mathrm{V}_{\mathrm{O}(\mathrm{AVCC})}=\mathrm{V}_{\mathrm{O}}(\mathrm{AVPP}) \\ &=\mathrm{V}_{\mathrm{O}}(\mathrm{BVPP})=\mathrm{Hi}-\mathrm{Z} \\ & \hline \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ |
|  | Power-ready threshold, PWR_GOOD |  |  | 10.72 | 11.05 | 11.4 | V |
|  | Power-ready hysteresis, PWR_GOOD | 12-V mode |  |  | 50 |  | mV |
|  | Short-circuit outputcurrent limit | $\mathrm{I}(\mathrm{xVCC})$ | $T_{J}=85^{\circ} \mathrm{C},$ <br> Output powered up into a short to GND | 0.75 | 1.3 | 1.9 | A |
|  |  | I (xVPP) |  | 120 | 200 | 400 | mA |

$\dagger$ Pulse-testing techniques are used to maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

## logic section

| PARAMETER | TEST CONDITIONS | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| Logic input current |  | 1 | $\mu \mathrm{A}$ |
| Logic input high level |  | 2 | V |
| Logic input low level |  | 0.8 | V |
| Logic output high level | $\mathrm{O}=1 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD}}-0.4$ | V |
| Logic output low level |  | 0.4 | V |
| Logic input minimum pulse width |  | 1 | $\mu \mathrm{s}$ |

switching characteristics $\dagger$

| PARAMETER | TEST CONDITIONS |  | MIN TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output rise times | $\left.\mathrm{V}_{\mathrm{O}} \mathrm{xVCC}\right)$ |  | 1.2 |  | ms |
|  | $\mathrm{V}_{\mathrm{O}}$ (xVPP) |  | 5 |  |  |
| Output fall times | $\mathrm{V}_{\mathrm{O}}(\mathrm{xVCC})$ |  | 10 |  |  |
|  | $\mathrm{V}_{\mathrm{O}}(\mathrm{xVPP})$ |  | 14 |  |  |
| tpd Propagation delay (see Figure ${ }^{\ddagger} \ddagger$ ) | LATCH $\uparrow$ to $\mathrm{V}_{\mathrm{O}}(\mathrm{xVPP})$ | $\mathrm{t}_{\text {on }}$ | 5.8 |  | ms |
|  |  | $t_{\text {off }}$ | 18 |  | ms |
|  | LATCH $\uparrow$ to $\mathrm{xVCC}(3 \mathrm{~V})$ | ton | 5.8 |  | ms |
|  |  | $\mathrm{t}_{\text {off }}$ | 28 |  | ms |
|  | LATCH $\uparrow$ to $\times \mathrm{VCCC}(5 \mathrm{~V})$ | $\mathrm{t}_{\text {on }}$ | 4 |  | ms |
|  |  | $t_{\text {off }}$ | 30 |  | ms |

$\dagger$ Refer to Parameter Measurement Information
$\ddagger$ Propagation delays are with $\mathrm{C}_{\mathrm{L}}=100 \mu \mathrm{~F}$.

## DUAL-SLOT PC CARD POWER-INTERFACE SWITCH

 WITH RESET FOR SERIAL PCMCIA CONTROLLER
## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT


Figure 1. Test Circuits and Voltage Waveforms
Table of Timing Diagrams

|  | FIGURE |
| :--- | :---: |
| Serial-Interface Timing | 2 |
| xVCC Propagation Delay and Rise Time With $1-\mu \mathrm{F}$ Load, 3.3-V Switch | 3 |
| xVCC Propagation Delay and Fall Time With 1- $\mu \mathrm{F}$ Load, 3.3-V Switch | 4 |
| xVCC Propagation Delay and Rise Time With $100-\mu \mathrm{F}$ Load, 3.3-V Switch | 5 |
| xVCC Propagation Delay and Fall Time With 100- $\mu \mathrm{F}$ Load, 3.3-V Switch | 6 |
| xVCC Propagation Delay and Rise Time With 1- $\mu \mathrm{F}$ Load, 5-V Switch | 7 |
| xVCC Propagation Delay and Fall Time With 1- $\mu \mathrm{F}$ Load, 5-V Switch | 8 |
| xVCC Propagation Delay and Rise Time With 100- $\mu \mathrm{F}$ Load, 5-V Switch | 9 |
| xVCC Propagation Delay and Fall Time With $100-\mu \mathrm{F}$ Load, 5-V Switch | 10 |
| xVPP Propagation Delay and Rise Time With 1- $\mu \mathrm{F}$ Load, 12-V Switch | 11 |
| xVPP Propagation Delay and Fall Time With 1- $\mu \mathrm{F}$ Load, 12-V Switch | 12 |
| xVPP Propagation Delay and Rise Time With $100-\mu \mathrm{F}$ Load, 12-V Switch | 13 |
| xVPP Propagation Delay and Fall Time With $100-\mu \mathrm{F}$ Load, 12-V Switch | 14 |

DATA


D5


D3
 D2


NOTE A: Data is clocked in on the positive leading edge of the clock. The latch should occur before next positive leading edge of the clock. For definition of D0 to D8, see the control logic table.

Figure 2. Serial-Interface Timing

PARAMETER MEASUREMENT INFORMATION


Figure 3. xVCC Propagation Delay and Rise Time With $1-\mu$ F Load, 3.3-V Switch


Figure 5. xVCC Propagation Delay and Rise Time With $100-\mu$ F Load, 3.3-V Switch


Figure 4. xVCC Propagation Delay and Fall Time With 1- $\mu$ F Load, 3.3-V Switch


Figure 6. xVCC Propagation Delay and Fall Time With $100-\mu$ F Load, 3.3-V Switch


Figure 7. xVCC Propagation Delay and Rise Time With 1- $\mu$ F Load, 5-V Switch


Figure 9. xVCC Propagation Delay and Rise Time With 100- $\mu$ F Load, 5-V Switch


Figure 8. xVCC Propagation Delay and Fall Time With 1- $\mu$ F Load, 5-V Switch


Figure 10. xVCC Propagation Delay and Fall Time With $100-\mu$ F Load, 5-V Switch

## PARAMETER MEASUREMENT INFORMATION



Figure 11. xVPP Propagation Delay and Rise Time With 1- $\mu$ F Load, 12-V Switch


Figure 13. xVPP Propagation Delay and Rise Time With $100-\mu \mathrm{F}$ Load, $12-\mathrm{V}$ Switch


Figure 12. xVPP Propagation Delay and Fall Time With 1- $\mu$ F Load, 12-V Switch


Figure 14. xVPP Propagation Delay and Fall Time With $100-\mu$ F Load, 12-V Switch

## TYPICAL CHARACTERISTICS $\dagger$

Table of Graphs

|  |  |  | Supply current |
| :--- | :--- | :--- | :---: |
| IDD | vs Junction temperature | 15 |  |
| $\mathrm{r}_{\mathrm{DS}}(\mathrm{on})$ | Static drain-source on-state resistance, 3-V switch | vs Junction temperature | 16 |
| $\mathrm{r}_{\mathrm{DS}}$ (on) | Static drain-source on-state resistance, 5-V switch | vs Junction temperature | 17 |
| $\mathrm{r}_{\mathrm{DS}}$ (on) | Static drain-source on-state resistance, 12-V switch | vs Junction temperature | 18 |
| $\mathrm{~V}_{\mathrm{O}(\mathrm{xVCC})}$ | Output voltage, 5-V switch | vs Output current | 19 |
| $\mathrm{~V}_{\mathrm{O}(\mathrm{xVCC})}$ | Output voltage, 3.3-V switch | vs Output current | 20 |
| xVPP | Output voltage, $\mathrm{V}_{\mathrm{pp}}$ switch | vs Output current | 21 |
| $\mathrm{ISC}(\mathrm{xVCC})$ | Short-circuit current, 5-V switch | vs Junction temperature | 22 |
| $\mathrm{ISC}(\mathrm{xVPP})$ | Short-circuit current, 12-V switch | vs Junction temperature | 23 |



Figure 15

TYPICAL CHARACTERISTICS $\dagger$
3.3-V SWITCH

STATIC DRAIN-SOURCE ON-STATE RESISTANCE
vs


Figure 16


Figure 18

5-V SWITCH
STATIC DRAIN-SOURCE ON-STATE RESISTANCE vs
JUNCTION TEMPERATURE


Figure 17


Figure 19

[^1]
## TYPICAL CHARACTERISTICS $\dagger$



Figure 20
5-V SWITCH
SHORT-CIRCUIT CURRENT
vs
JUNCTION TEMPERATURE


Figure 22


Figure 21
12-V SWITCH
SHORT-CIRCUIT CURRENT
VS
JUNCTION TEMPERATURE


Figure 23

[^2]
## APPLICATION INFORMATION

## overview

PC Cards were initially introduced as a means to add EEPROM (flash memory) to portable computers with limited on-board memory. The idea of add-in cards quickly took hold; modems, wireless LANs, GPS systems, multimedia, and hard-disk versions were soon available. As the number of PC Card applications grew, the engineering community quickly recognized the need for a standard to ensure compatibility across platforms. To this end, the PCMCIA (Personal Computer Memory Card International Association) was established, comprised of members from leading computer, software, PC card, and semiconductor manufacturers. One key goal was to realize the plug-and-play concept. Cards and hosts from different vendors should be compatible and able to communicate with one another transparently.

## PC Card power specification

System compatibility also means power compatibility. The most current set of specifications (PC Card Standard) set forth by the PCMCIA committee states that power is to be transferred between the host and the card through eight of the PC Card connector's 68 terminals. This power interface consists of two $\mathrm{V}_{\mathrm{cc}}$, two $\mathrm{V}_{\mathrm{pp}}$, and four ground terminals. Multiple $\mathrm{V}_{\mathrm{CC}}$ and ground terminals minimize connector-terminal and line resistance. The two $\mathrm{V}_{\mathrm{pp}}$ terminals were originally specified as separate signals but are commonly tied together in the host to form a single node to minimize voltage losses. Card primary power is supplied through the $\mathrm{V}_{\mathrm{CC}}$ terminals; flash-memory programming and erase voltage is supplied through the $\mathrm{V}_{\mathrm{pp}}$ terminals. As each terminal is rated to $0.5 \mathrm{~A}, \mathrm{~V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{pp}}$ can theoretically supply up to 1 A , assuming equal terminal resistance and no terminal failure. A conservative design would limit current to 500 mA . Some applications, however, require higher $\mathrm{V}_{\mathrm{CC}}$ currents. Disk drives, for example, may need as much as $750-\mathrm{mA}$ peak current to create the initial torque necessary to spin up the platter. $\mathrm{V}_{\mathrm{pp}}$ currents, on the other hand, are defined by flash-memory programming requirements, typically under 120 mA .

## future power trends

The 1-A physical-terminal current alluded to in the PC Card specification has caused some host-system engineers to believe they are required to deliver 1 A within the voltage tolerance of the card. Future applications, such as RF cards, could use the extra power for their radio transmitters. The 5 W required for these cards require very robust power supplies and special cooling considerations. The limited number of host sockets that are able to support cards makes the market for these high-powered PC Cards uncertain. The vast majority of the cards require less than 600 mA continuous current, and the trend is towards even lower powered PC Cards that assure compatibility with a greater number of host systems. Recognizing the need for power derating, an ad hoc committee of the PCMCIA is currently working to limit the amount of steady-state dc current to the PC Card to something less than the currently implied 1 A . When a system is designed to support 1 A , the switch $r_{\text {DS(on) }}$, power-supply requirements, and PC Card cooling need to be carefully considered.

## designing around 1-A delivery

Delivering 1 A means minimizing voltage and power losses across the PC Card power interface, which requires that designers trade off switch resistance and the cost associated with large-die (low ridS(on) MOSFET transistors. The PC Card standard requires that $5 \mathrm{~V} \pm 5 \%$ or $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ be supplied to the card. The approximate $10 \%$ tolerance for the $3.3-\mathrm{V}$ supply makes the $3.3-\mathrm{V} \mathrm{r}_{\mathrm{DS}}(\mathrm{on})$ less critical than the $5-\mathrm{V}$ switch. A conservative approach is to allow $2 \%$ for voltage-regulator tolerance and $1 \%$ for etch- and pin-resistance drops, which leaves $2 \%(100 \mathrm{mV}$ ) for voltage drop at the $5-\mathrm{V}$ switch and at least $6 \%(198 \mathrm{mV})$ for the $3.3-\mathrm{V}$ switch.

## APPLICATION INFORMATION

## designing around 1-A delivery (continued)

Calculating the $\mathrm{r}_{\mathrm{DS}(o n)}$ necessary to support a 100 mV or 198 mV switch loss, using $\mathrm{R}=\mathrm{E} / \mathrm{I}$ and setting $\mathrm{I}=1 \mathrm{~A}$, the $5-\mathrm{V}$ and $3.3-\mathrm{V}$ switches would need to be $100 \mathrm{~m} \Omega$ and $198 \mathrm{~m} \Omega$ respectively. One solution would be to pay for a more expensive switch with lower $r_{D S(o n) . ~ A ~ s e c o n d, ~ l e s s ~ e x p e n s i v e ~ a p p r o a c h ~ i s ~ t o ~ i n c r e a s e ~ t h e ~ h e a d r o o m ~}^{\text {a }}$ of the power supply-for example, to increase the 5 V supply $1.5 \%$ or to $5.075 \pm 2 \%$. Working through the numbers once more, the $2 \%$ for the regulator plus $1 \%$ for etch and terminal losses leaves $97 \%$ or 4.923 V . The allowable voltage loss across the power distribution switch is now 4.923 V minus 4.750 V or 173 mV . Therefore, a switch with $173 \mathrm{~m} \Omega$ or less could deliver 1 A or greater. Setting the power supply high is a common practice for delivering voltages to allow for system switch connector and etch losses. This practice has a minimal effect on overall battery life. In the example above, setting the power supply $1.5 \%$ high would only decrease a 3 -hour battery life by approximately 2.7 minutes, trivial when compared with the decrease in battery life when running a 5-W PC Card.

## heat dissipation

A greater concern in delivering 1 A or 5 W is the ability of the host to dissipate the heat generated by the PC Card. For desktop computers the solution is simpler: locate the PC Card cage such that it receives convection cooling from the forced air of the fan. Notebooks and other handheld equipment will not be able to rely on convection, but on conduction of heat away from the PC Card through the rails into the card cage. This is difficult because PC Card/card cage heat transfer is very poor. A typical design scenario would require the PC Card to be held at $60^{\circ} \mathrm{C}$ maximum with the host platform operating as high as $50^{\circ} \mathrm{C}$. Preliminary testing reveals that a PC Card can have a $20^{\circ} \mathrm{C}$ rise, exceeding the $10^{\circ} \mathrm{C}$ differential in the example, when dissipating less than 2 W of continuous power. Sixty degrees centigrade was chosen because it is the maximum operating temperature allowable by PC Card specification. Power handling requirements and temperature rises are topics of concern and are currently being addressed by the PCMCIA committee.

## overcurrent and overtemperature protection

PC Cards are inherently subject to damage that can result from mishandling. Host systems require protection against short-circuited cards that could lead to power supply or PCB-trace damage. Even systems sufficiently robust to withstand a short circuit would still undergo rapid battery discharge into the damaged PC Card, resulting in the rather sudden and unacceptable loss of system power. Most hosts include fuses for protection. The reliability of fused systems is poor though, as blown fuses require troubleshooting and repair, usually by the manufacturer.

The TPS2202AI takes a two-pronged approach to overcurrent protection. First, instead of fuses, sense FETs monitor each of the power outputs. Excessive current generates an error signal that linearly limits the output current, preventing host damage or failure. Sense FETs, unlike sense resistors or polyfuses, have an added advantage in that they do not add to the series resistance of the switch and thus produce no additional voltage losses. Second, when an overcurrent condition is detected, the TPS2202AI asserts a signal at $\overline{O C}$ that can be monitored by the microprocessor to initiate diagnostics and/or send the user a warning message. In the event that an overcurrent condition persists, causing the IC to exceed its maximum junction temperature, thermal-protection circuitry activates, shutting down all power outputs until the device cools to within a safe operating region.

## APPLICATION INFORMATION

## 12-V supply not required

Most PC Card switches use the externally supplied 12-V $\mathrm{V}_{\mathrm{pp}}$ power for switch-gate drive and other chip functions, which requires that power be present at all times. The TPS2202Al offers considerable power savings by using an internal charge pump to generate the required higher voltages from the $5-\mathrm{V} \mathrm{V}_{\mathrm{DD}}$ supply; therefore, the external 12-V supply can be disabled except when needed for flash-memory functions, thereby extending battery lifetime. Do not ground the $12-\mathrm{V}$ inputs when $12-\mathrm{V}$ supply is not in use. Additional power savings are realized by the TPS2202AI during a software shutdown in which quiescent current drops to a maximum of $1 \mu \mathrm{~A}$.

## voltage transitioning requirement

PC Cards, like portables, are migrating from 5 V to 3.3 V to minimize power consumption, optimize board space, and increase logic speeds. The TPS2202Al is designed to meet all combinations of power delivery as currently defined in the PCMCIA standard. The latest protocol accommodates mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ systems by first powering the card with 5 V , then polling it to determine its $3.3-\mathrm{V}$ compatibility. The PCMCIA specification requires that the capacitors on $3.3-\mathrm{V}$-compatible cards be discharged to below 0.8 V before applying $3.3-\mathrm{V}$ power. This ensures that sensitive $3.3-\mathrm{V}$ circuitry is not subjected to any residual $5-\mathrm{V}$ charge and functions as a power reset. The TPS2202AI offers a selectable $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{pp}}$ ground state, in accordance with PCMCIA $3.3-\mathrm{V} / 5-\mathrm{V}$ switching specifications, to fully discharge the card capacitors while switching between $\mathrm{V}_{\mathrm{CC}}$ voltages.

## output ground switches

Several PCMCIA power-distribution switches on the market do not have an active-grounding FET switch. These devices do not meet the PC Card specification requiring a discharge of $\mathrm{V}_{\mathrm{CC}}$ within 100 ms . PC Card resistance can not be relied on to provide a discharge path for voltages stored on PC Card capacitance because of possible high-impedance isolation by power-management schemes. A method commonly shown to alleviate this problem is to add to the switch output an external $100-\mathrm{k} \Omega$ resistor in parallel with the PC Card. Considering that this is the only discharge path to ground, a timing analysis will reveal that the RC time constant delays the required discharge time to more than 2 seconds. The only way to ensure timing compatibility with PC Card standards is to use a power-distribution switch that has an internal ground switch, like that of the TPS22xx family, or add an external ground FET to each of the output lines with the control logic necessary to select it.
In summary, the TPS2202AI is a complete single-chip dual-slot PC Card power interface. It meets all currently defined PCMCIA specifications for power delivery in 5-V, 3.3-V, and mixed systems, and offers a serial controller interface. The TPS2202AI offers functionality, power savings, overcurrent and thermal protection, and fault reporting in one 30 -pin SSOP surface-mount package for maximum value added to new portable designs.

## power-supply considerations

The TPS2202AI has multiple pins for each of its $3.3-\mathrm{V}, 5-\mathrm{V}$, and $12-\mathrm{V}$ power inputs and for the switched $\mathrm{V}_{\mathrm{CC}}$ outputs. Any individual pin can conduct the rated input or output current. Unless all pins are connected in parallel, the series resistance is significantly higher than that specified, resulting in increased voltage drops and lost power. Both $12-\mathrm{V}$ inputs must be connected for proper $\mathrm{V}_{\text {pp }}$ switching; it is recommended that all input and output power pins be paralleled for optimum operation. The $V_{D D}$ input lead must be connected to the $5-V$ input leads.
Although the TPS2202AI is fairly immune to power input fluctuations and noise, it is generally considered good design practice to bypass power supplies typically with a $1-\mu \mathrm{F}$ electrolytic or tantalum capacitor paralleled by a $0.047-\mu \mathrm{F}$ to $0.1-\mu \mathrm{F}$ ceramic capacitor. It is strongly recommended that the switched $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{pp}}$ outputs be bypassed with a $0.1-\mu \mathrm{F}$ or larger capacitor; doing so improves the immunity of the TPS2202AI to electrostatic discharge (ESD). Care should be taken to minimize the inductance of PCB traces between the TPS2202AI and the load. High switching currents can produce large negative-voltage transients, which forward biases substrate diodes, resulting in unpredictable performance.

## APPLICATION INFORMATION

## power-supply considerations (continued)

The TPS2202AI, unlike other PC Card power-interface switches, does not use the 12-V power supply for switching or other chip functions. Instead, an internal charge pump generates the necessary voltage from $\mathrm{V}_{\mathrm{DD}}$, allowing the $12-\mathrm{V}$ input supply to be shut down except when the $\mathrm{V}_{\mathrm{pp}}$ programming or erase voltage is needed. Careful system design using this feature reduces power consumption and extends battery lifetime.

The 3.3-V power input should not be taken higher than the $5-\mathrm{V}$ input. Though doing so is nondestructive, this results in high current flow into the device and could result in abnormal operation. In any case, this occurrence indicates a malfunction of one input voltage or both, which should be investigated.
Similarly, no pin should be taken below -0.3 V ; forward biasing the parasitic-substrate diode results in substrate currents and unpredictable performance.

## RESET or RESET inputs

To ensure that cards are in a known state after power brownouts or system initialization, the PC Cards should be reset at the same time as the host by applying a low impedance to the $\mathrm{V}_{\mathrm{cc}}$ and $\mathrm{V}_{\mathrm{pp}}$ terminals. A low-impedance output state allows discharging of residual voltage remaining on PC Card filter capacitance, permitting the system (host and PC Cards) to be powered up concurrently. The RESET or RESET input will close internal switches S1, S4, S7, and S10 with all other switches left open (see TPS2202AI control-logic table). The TPS2202AI remains in the low-impedance output state until the signal is deasserted and further data is clocked in and latched. RESET or RESET is provided for direct compatibility with systems that use either an active-low or active-high reset voltage supervisor. The unused pin is internally pulled up or down and should be left unconnected.

## overcurrent and thermal protection

The TPS2202AI uses sense FETs to check for overcurrent conditions in each of the $\mathrm{V}_{\mathrm{Cc}}$ and $\mathrm{V}_{\mathrm{pp}}$ outputs. Unlike sense resistors or polyfuses, these FETs do not add to the series resistance of the switch; therefore, voltage and power losses are reduced. Overcurrent sensing is applied to each output separately. When an overcurrent condition is detected, only the power output affected is limited; all other power outputs continue to function normally. The $\overline{\mathrm{OC}}$ indicator, normally a logic high, is a logic low when any overcurrent condition is detected, providing for initiation of system diagnostics and/or sending a warning message to the user.
During power up, the TPS2202AI controls the rise time of the $V_{C C}$ and $V_{p p}$ outputs and limits the current into a faulty card or connector. If a short circuit is applied after power is established (e.g., hot insertion of a bad card), current is initially limited only by the impedance between the short and the power supply. In extreme cases, as much as 10 A to 15 A may flow into the short before the current limiting of the TPS2202AI engages. If the $\mathrm{V}_{\mathrm{CC}}$ or $V_{\text {pp }}$ outputs are driven below ground, the TPS2202AI may latch nondestructively in an off state. Cycling power will reestablish normal operation.

Overcurrent limiting for the $\mathrm{V}_{\mathrm{CC}}$ outputs is designed to activate, if powered up, into a short in the range of 0.75 A to 1.9 A , typically at about 1.3 A . The $\mathrm{V}_{\text {pp }}$ outputs limit from 120 mA to 400 mA , typically around 200 mA . The protection circuitry acts by linearly limiting the current passing through the switch rather than initiating a full shutdown of the supply. Shutdown occurs only during thermal limiting.
Thermal limiting prevents destruction of the IC from overheating if the package power-dissipation ratings are exceeded. Thermal limiting disables all power outputs (both A and B slots) until the device has cooled.

## APPLICATION INFORMATION

## calculating junction temperature

The switch resistance, $r_{D S(o n)}$, is dependent on the junction temperature, $T_{J}$, of the die. The junction temperature is dependent on both $r_{\mathrm{DS}}(\mathrm{on})$ and the current through the switch. To calculate $\mathrm{T}_{\mathrm{J}}$, first find $\mathrm{r}_{\mathrm{DS}}(\mathrm{on})$ from Figures 16,17 , and 18 using an initial temperature estimate about $50^{\circ} \mathrm{C}$ above ambient. Then calculate the power dissipation for each switch, using the formula:

$$
P_{D}=r_{D S(o n)} \times 1^{2}
$$

Next, sum the power dissipation and calculate the junction temperature:

$$
T_{J}=\left(\Sigma P_{D} \times R_{\theta J A}\right)+T_{A}, R_{\theta J A}=108^{\circ} \mathrm{C} / \mathrm{W}
$$

Compare the calculated junction temperature with the initial temperature estimate. If the temperatures are not within a few degrees of each other, recalculate using the calculated temperature as the initial estimate.

## logic input and outputs

The serial interface consists of DATA, CLOCK, and LATCH leads. The data is clocked in on the positive leading edge of the clock (see Figure 2). The 9-bit (D0 through D8) serial data word is loaded during the positive edge of the latch signal. The latch signal should occur before the next positive leading edge of the clock.
The shutdown bit of the data word places all $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{pp}}$ outputs in a high-impedance state and reduces chip quiescent current to $1 \mu \mathrm{~A}$ to conserve battery power.
The TPS2202AI serial interface is designed to be compatible with serial-interface PCMCIA controllers and current PCMCIA and Japan Electronic Industry Development Association (JEIDA) standards.
An overcurrent output ( $\overline{\mathrm{OC}}$ ) is provided to indicate an overcurrent condition in any of the $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{pp}}$ outputs as previously discussed.

## APPLICATION INFORMATION



Figure 24. Internal Switching Matrix

## APPLICATION INFORMATION

## TPS2202AI control logic

AVPP

| CONTROL SIGNALS |  |  | INTERNAL SWITCH SETTINGS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D8 $\overline{\text { SHDN }}$ | D0 A_VPP_PGM | D1 A_VPP_VCC | S7 | S8 | S9 | VAVPP |
| 1 | 0 | 0 | CLOSED | OPEN | OPEN | 0 V |
| 1 | 0 | 1 | OPEN | CLOSED | OPEN | VCC $\dagger$ |
| 1 | 1 | 0 | OPEN | OPEN | CLOSED | VPP $(12 \mathrm{~V})$ |
| 1 | 1 | 1 | OPEN | OPEN | OPEN | $\mathrm{Hi}-Z$ |
| 0 | X | X | OPEN | OPEN | OPEN | $\mathrm{Hi}-\mathrm{Z}$ |

BVPP

| CONTROL SIGNALS |  |  | INTERNAL SWITCH SETTINGS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D8 $\overline{\text { SHDN }}$ | D4 B_VPP_PGM | D5 B_VPP_VCC | S10 | S11 | S12 | VBVPP |
| 1 | 0 | 0 | CLOSED | OPEN | OPEN | 0 V |
| 1 | 0 | 1 | OPEN | CLOSED | OPEN | VCC $\ddagger$ |
| 1 | 1 | 0 | OPEN | OPEN | CLOSED | VPP $(12 \mathrm{~V})$ |
| 1 | 1 | 1 | OPEN | OPEN | OPEN | $\mathrm{Hi}-Z$ |
| 0 | X | X | OPEN | OPEN | OPEN | $\mathrm{Hi}-Z$ |

## AVCC

| CONTROL SIGNALS |  |  | INTERNAL SWITCH SETTINGS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D8 $\overline{\text { SHDN }}$ | D3 $\overline{\text { A_VCC3 }}$ | D2 $\overline{\text { A_VCC5 }}$ | S1 | S2 | S3 | VAVCC |
| 1 | 0 | 0 | CLOSED | OPEN | OPEN | 0 V |
| 1 | 0 | 1 | OPEN | CLOSED | OPEN | 3.3 V |
| 1 | 1 | 0 | OPEN | OPEN | CLOSED | 5 V |
| 1 | 1 | 1 | CLOSED | OPEN | OPEN | 0 V |
| 0 | X | X | OPEN | OPEN | OPEN | Hi-Z |

BVCC

| CONTROL SIGNALS |  |  | INTERNAL SWITCH SETTINGS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D8 $\overline{\text { SHDN }}$ | D6 $\overline{\text { B_VCC3 }}$ | D7 $\overline{\text { B_VCC5 }}$ | S4 | S5 | S6 | VBVCC |
| 1 | 0 | 0 | CLOSED | OPEN | OPEN | 0 V |
| 1 | 0 | 1 | OPEN | CLOSED | OPEN | 3.3 V |
| 1 | 1 | 0 | OPEN | OPEN | CLOSED | 5 V |
| 1 | 1 | 1 | CLOSED | OPEN | OPEN | 0 V |
| 0 | X | X | OPEN | OPEN | OPEN | Hi-Z |

$\dagger$ Output depends on AVCC
$\ddagger$ Output depends on BVCC

## ESD protection

All TPS2202AI inputs and outputs incorporate ESD-protection circuitry designed to withstand a $2-\mathrm{kV}$ human-body-model discharge as defined in MIL-STD-883C, Method 3015. The $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{pp}}$ outputs can be exposed to potentially higher discharges from the external environment through the PC Card connector. Bypassing the outputs with $0.1-\mu \mathrm{F}$ capacitors protects the devices from discharges up to 10 kV .

## APPLICATION INFORMATION



Figure 25. Detailed Interconnections and Capacitor Recommendations

## MECHANICAL DATA

DB (R-PDSO-G**)


| PIM | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{2 8}$ | $\mathbf{3 0}$ | $\mathbf{3 8}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 6,50 | 6,50 | 7,50 | 8,50 | 10,50 | 10,50 | 12,90 |
| A MIN | 5,90 | 5,90 | 6,90 | 7,90 | 9,90 | 9,90 | 12,30 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15 .
D. Falls within JEDEC MO-150


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package <br> Type | Package <br> Drawing | Pins Package <br> Qty | Eco Plan ${ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS2202AIDB | ACTIVE | SSOP | DB | 30 | 50 |  <br> no Sb/Br) | CU NIPD | Level-1-260C-UNLIM |
| TPS2202AIDBG4 | ACTIVE | SSOP | DB | 30 | 50 |  <br> no Sb/Br) | CU NIPD | Level-1-260C-UNLIM |
| TPS2202AIDBLE | OBSOLETE | SSOP | DB | 30 | TBD | Call TI | Call TI |  |
| TPS2202AIDBR | ACTIVE | SSOP | DB | 30 | 2000 |  <br> no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TPS2202AIDBRG4 | ACTIVE | SSOP | DB | 30 | 2000 |  <br> no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TPS2202AIDF | OBSOLETE | SSOP | DF | 30 |  | TBD | Call TI | Call TI |
| TPS2202AIDFLE | OBSOLETE | SSOP | DF | 30 |  | TBD | Call TI | Call TI |
| TPS2202AIDFR | ACTIVE | SSOP | DF | 30 | 1000 | Pb-Free <br> (RoHS) | CU NIPDAU | Level-1-260C-UNLIM |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb -Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, Tl Pb -Free products are suitable for use in specified lead-free processes.
Pb -Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no $\mathbf{S b} / \mathrm{Br}$ ): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine ( Br ) and Antimony ( Sb ) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in Tl data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

Amplifiers
Data Converters
DSP
Interface
Logic
Power Mgmt
Microcontrollers
Low Power Wireless

Applications

| Audio | www.ti.com/audio |
| :--- | :--- |
| Automotive | www.ti.com/automotive |
| Broadband | www.ti.com/broadband |
| Digital Control | www.ti.com/digitalcontrol |
| Military | www.ti.com/military |
| Optical Networking | www.ti.com/opticalnetwork |
| Security | www.ti.com/security |
| Telephony | www.ti.com/telephony |
| Video \& Imaging | www.ti.com/video |
| Wireless | www.ti.com/wireless |

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package <br> Type | Package <br> Drawing | Pins Package <br> Qty | Eco Plan ${ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS2202AIDB | ACTIVE | SSOP | DB | 30 | 50 |  <br> no Sb/Br) | CU NIPD | Level-1-260C-UNLIM |
| TPS2202AIDBG4 | ACTIVE | SSOP | DB | 30 | 50 |  <br> no Sb/Br) | CU NIPD | Level-1-260C-UNLIM |
| TPS2202AIDBLE | OBSOLETE | SSOP | DB | 30 | TBD | Call TI | Call TI |  |
| TPS2202AIDBR | ACTIVE | SSOP | DB | 30 | 2000 |  <br> no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TPS2202AIDBRG4 | ACTIVE | SSOP | DB | 30 | 2000 |  <br> no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TPS2202AIDF | OBSOLETE | SSOP | DF | 30 |  | TBD | Call TI | Call TI |
| TPS2202AIDFLE | OBSOLETE | SSOP | DF | 30 |  | TBD | Call TI | Call TI |
| TPS2202AIDFR | ACTIVE | SSOP | DF | 30 | 1000 | Pb-Free <br> (RoHS) | CU NIPDAU | Level-1-260C-UNLIM |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb -Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, Tl Pb -Free products are suitable for use in specified lead-free processes.
Pb -Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no $\mathbf{S b} / \mathrm{Br}$ ): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine ( Br ) and Antimony ( Sb ) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter $(\mathrm{mm})$ | Reel <br> Width <br> W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | $\begin{gathered} \text { P1 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \text { W } \\ (\mathrm{mm}) \end{gathered}$ | Pin1 Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS2202AIDBR | SSOP | DB | 30 | 2000 | 330.0 | 16.4 | 8.2 | 10.5 | 2.5 | 12.0 | 16.0 | Q1 |
| TPS2202AIDFR | SSOP | DF | 30 | 1000 | 330.0 | 24.4 | 10.8 | 13.2 | 3.25 | 16.0 | 24.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS2202AIDBR | SSOP | DB | 30 | 2000 | 346.0 | 346.0 | 33.0 |
| TPS2202AIDFR | SSOP | DF | 30 | 1000 | 346.0 | 346.0 | 41.0 |

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Tl under the patents or other intellectual property of TI .
Reproduction of Tl information in Tl data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated Tl product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify Tl and its representatives against any damages arising out of the use of Tl products in such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific Tl products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products |  |
| :--- | :--- |
| Amplifiers |  |
| Data Converters | amplifier.ti.com |
| DSP | dataconverter.ti.com |
| Clocks and Timers | dsp.ti.com |
| Interface | www.ti.com/cocks |
| Logic | nterace.ti.com |
| Power Mgmt | ogic.ti.com |
| Microcontrollers | Dowe.ti.com |
| RFID | nicrocontroler.ti.com |
| RF/IF and ZigBee® Solutions | NWw.ti-rfid.com |
|  |  |


| Applications |  |
| :---: | :---: |
| Audio | www.ti.com/audio |
| Automotive | www.ticom/automotive |
| Broadband | www.ti.com/broadband |
| Digital Control | www.ti.com/digitalcontrol |
| Medical | www.ti.com/medica |
| Military | www.ti.com/military |
| Optical Networking | www.ticom/opticalnetwork |
| Security | www.ti.com/security |
| Telephony | www.ti.com/telephony |
| Video \& Imaging | www.ticom/vided |
| Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2008, Texas Instruments Incorporated


[^0]:    LinBiCMOS and $\mathrm{P}^{2} \mathrm{C}$ are trademarks of Texas Instruments.
    PC Card and CardBus are trademarks of PCMCIA (Personal Computer Memory Card International Association).

[^1]:    $\dagger t=$ pulse tested

[^2]:    $\dagger t=$ pulse tested

