



CARDBUS POWER-INTERFACE SWITCHES FOR SERIAL PCMCIA CONTROLLERS


FEATURES

- Provides S-CARD and M-CARD Power Management for CableCARD™ Applications
- Single-Slot Switch: TPS2220A
 Dual-Slot Switches: TPS2223A, TPS2224A,
 TPS2226A
- Fast Current Limit Response Time
- Fully Integrated VCC and VPP Switching for 3.3 V, 5 V, and 12 V (no 12 V on TPS2223A)
- Meets Current PC Card™ Standards
- V_{pp} Output Selection Independent of V_{CC}
- 12-V and 5-V Supplies Can Be Disabled
- TTL-Logic Compatible Inputs
- Short-Circuit and Thermal Protection
- 24-Pin HTSSOP, 24- or 30-Pin SSOP
- 140-μA (Typical) Quiescent Current from 3.3-V Input
- Break-Before-Make Switching
- Power-On Reset
- -40°C to 85°C Operating Ambient Temperature Range

APPLICATIONS

- Notebook and Desktop Computers
- Bar Code Scanners
- Digital Cameras
- Set-Top Boxes
- PDAs

TPS2223A, TPS2224A DB OR PWP PACKAGE (TOP VIEW)



NC - No internal connection

DESCRIPTION

The TPS2223A, TPS2224A, and TPS2226A CardBusTM power-interface switches provide an integrated power-management solution for two PC Card sockets. The TPS2220A is a single-slot option for this family of devices. These devices allow the controlled distribution of 3.3 V, 5 V, and 12 V to each card slot. The current-limiting and thermal-protection features eliminate the need for fuses. Current-limit reporting helps the user isolate a system fault. The switch $r_{DS(on)}$ and current-limit values have been set for the peak and average current requirements stated in the PC Card specification, and optimized for cost. A faster maximum current limit response time is the only difference between the TPS2223A, TPS2224A, and TPS2226A and the TPS2223, TPS2224, and TPS2226.

Like the TPS2214 and TPS2214A and the TPS2216 and TPS2216A, this family of devices supports independent VPP/VCC switching; however, the standby and interface-mode pins are not supported. Shutdown mode is now supported independently on SHDN as well as in the serial interface. Optimized for lower power implementation, the TPS2223A does not support 12-V switching to VPP. For the most current package and ordering information, see the *Package Option Addendum* at the end of this document, or see the TI website at www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

CableCARD is a trademark of Cable Tevelision Laboratories, Inc..
PC Card, CardBus are trademarks of PCMCIA (Personal Computer Memory Card International Association).
All other trademarks are the property of their respective owners.

[†] Pin 7 and 20 are NC for TPS2223A.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

			TPA222xA	UNIT		
		V _{I(3.3V)}	-0.3 to 5.5	V		
V_{I}	Input voltage range for card power	V _{I(5V)}	-0.3 to 5.5	V		
		V _{I(12V)} ⁽²⁾	-0.3 to 14	V		
	Logic input/output voltage		-0.3 to 6	V		
V	Output voltage	V _{O(xVCC)}	-0.3 to 6	V		
Vo		V _{O(xVPP)}	-0.3 to 14	V		
	Continuous total power dissipation		See Dissipation Rating	See Dissipation Rating Table		
	Output current	I _{O(xVCC)}	Internally Limited	d		
IO	Output current	I _{O(xVPP)}	Internally Limited	d		
TJ	Operating virtual junction temperature ran	-40 to 100	°C			
T _{stg}	Storage temperature range	Storage temperature range				
	OC sink current	10	mA			

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE ⁽¹⁾		T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
DB	24	890 mW	8.9 mW/°C	489 mW	356 mW
DB	30	1095 mW	10.95 mW/°C	602 mW	438 mW
PWP	PWP 24 3322 mW		33.22 mW/°C	1827 mW	1329 mW

⁽¹⁾ These devices are mounted on an JEDEC low-k board (2-oz. traces on surface).

RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT	
	Input voltage, V _{I(3.3V)} is required for all circuit	V _{I(3.3V)} ⁽¹⁾	3	3.6		
	operations. 5V and 12V are only required for	V _{I(5V)}	3	5.5	V	
	their respective functions.	V _{I(12V)} ⁽²⁾	7	13.5		
	Output ourront	$I_{O(xVCC)}$ at $T_J = 100^{\circ}C$		1	Α	
IO	Output current	$I_{O(xVPP)}$ at $T_J = 100^{\circ}C$		100	mA	
f _(clock)	Clock frequency			2.5	MHz	
	Pulse duration	Data	200		ns	
		Latch	250			
t _w		Clock	100			
		Reset	100			
t _h	Data-to-clock hold time (see Figure 2)		100		ns	
t _{su}	Data-to-clock setup time (see Figure 2)	100		ns		
t _{d(latch)}	Latch delay time (see Figure 2)		100		ns	
t _{d(clock)}	Clock delay time (see Figure 2)		250		ns	

⁽¹⁾ It is understood that for $V_{I(3,3V)} < 3 \text{ V}$, voltages within the absolute maximum ratings applied to pin 5V or pin 12V do not damage the IC.

⁽²⁾ Not applicable for TPS2223A

⁽²⁾ Not applicable for TPS2223A



RECOMMENDED OPERATING CONDITIONS (continued)

		MIN	MAX	UNIT
T _J	Operating virtual junction temperature (maximum to be calculated at worst case P_{D} at 85°C ambient)	-40	100	°C

ELECTRICAL CHARACTERISTICS

 $T_J = 25^{\circ}C$, $V_{I(5V)} = 5$ V, $V_{I(3.3V)} = 3.3$ V, $V_{I(12V)} = 12$ V (not applicable for TPS2223A), all outputs unloaded (unless otherwise noted)

	PARAMET	ER		TEST CONDITIONS ⁽¹⁾		MIN	TYP	MAX	UNIT	
POWER	SWITCH									
		3.3V to xVCC (2)		I _O = 750 mA each			85	110		
		3.3V to XVCC		$I_O = 750$ mA each, $T_J = 100$ °C			110	140	mΩ	
		5V to xVCC ⁽²⁾		I _O = 500 mA each			95	130	11177	
_	Static drain-source	SV 10 XVCC (7		$I_O = 500$ mA each, $T_J = 100$ °C			120	160		
r _{DS(on)}	on-state resistance	3.3V or 5V to xVF	DD (2)	I _O = 50 mA each			0.8	1		
		3.3V 01 3V 10 XVF	Γ''	$I_O = 50$ mA each, $T_J = 100$ °C			1	1.3	Ω	
		12V to xVPP ⁽²⁾		I _O = 50 mA each			2	2.5	22	
		120 10 XVFF 17		$I_O = 50$ mA each, $T_J = 100$ °C			2.5	3.4		
Output discharge		Discharge at xVC	С	I _{O(disc)} = 1 mA		0.5	0.7	1	kΩ	
	resistance Discharge at xVPP			I _{O(disc)} = 1 mA		0.2	0.4	0.5	K12	
				Limit (steady-state value), output	I _{OS(xVCC)}	1	1.4	2	Α	
	0			powered into a short circuit	I _{OS(xVPP)}	120	200	300	mA	
los	Short-circuit output current			Limit (steady-state value), output	I _{OS(xVCC)}	1	1.4	2	Α	
				powered into a short circuit, $T_J = 100^{\circ}C$	I _{OS(xVPP)}	120	200	300	mA	
TJ	Thermal shutdown	Thermal trip point		Rising temperature			135		°C	
IJ	temperature ⁽²⁾	Hysteresis					10		C	
	Current-limit response time	(3)(4)		5V to xVCC = 5 V, with 100-m Ω short	to GND		10			
	Current-iiniit response tiine	, , , ,		5V to xVPP = 5 V, with 100-m Ω short		3		μs		
			$I_{I(3.3V)}$				140	200		
		Normal operation	I _{I(5V)}	$V_O(xVCC) = V_O(xVPP) = 3.3 \text{ V}$ and also for $\overline{RESET} = 0 \text{ V}$			8	12		
	Input current, quiescent	.,	I _{I(12V)}				100	180	μΑ	
II	input current, quiescent		$I_{I(3.3V)}$				0.3	2	μΑ	
		Shutdown mode	I _{I(5V)}	$V_O(xVCC) = V_O(xVPP) = Hi-z$			0.1	2		
			$I_{I(12V)}$				0.3	2		
				$V_{O(xVCC)} = 5 \text{ V}, V_{I(5V)} = V_{I(12V)} = 0 \text{ V}$				10		
I _{lkg}	Leakage current,	Shutdown mode		*U(xvCC) = 0 *, *I(5V) = *I(12V) = 0 *	T _J = 100°C			50	μΑ	
·ıкg	output off state	Sdlaowiii iiiodo		$V_{O(xVPP)} = 12 \text{ V}, V_{I(5V)} = V_{I(12V)} = 0 \text{ V}$				10	μΑ	
				VO(XVPP) - 12 v, vI(5V) - vI(12V) - 0 v	$T_J = 100^{\circ}C$			50		

⁽¹⁾ Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

⁽²⁾ TPS2223A, TPS2224A, TPS2226A: two switches on. TPS2220A: one switch on.

⁽³⁾ Specified by design; not tested in production.

⁽⁴⁾ From application of short to 110% of final current limit.



ELECTRICAL CHARACTERISTICS (continued)

 $T_J = 25^{\circ}C$, $V_{I(5V)} = 5$ V, $V_{I(3.3V)} = 3.3$ V, $V_{I(12V)} = 12$ V (not applicable for TPS2223A), all outputs unloaded (unless otherwise

	PARAM	ETER	TEST CONDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT
LOGIC SECTION (CLOCK, DATA, LATCH, RESET, SHDN, OC)						,	
		(5)	RESET = 5.5 V	-1		1	
		I _{I(/RESET)} (5)	RESET = 0 V	-30	-20	-10	
		SHDN = 5.5 V	-1		1		
I_{\parallel}	Input current, logic	I _{I(/SHDN)} ⁽⁵⁾	SHDN = 0 V	-50		-3	μΑ
		(5)	LATCH = 5.5 V			50	
		I _{I(LATCH)} ⁽⁵⁾	LATCH = 0 V	-1		1	
		I _{I(CLOCK, DATA)}	0 V to 5.5 V	-1		1	
V _{IH}	High-level input voltage, logic			2			V
V _{IL}	Low-level input voltage,	logic				0.8	V
V _{O(sat)}	Output saturation voltage	ge at OC	I _O = 2 mA		0.14	0.4	V
I _{lkg}	Leakage current at OC		V _{O(/OC)} = 5.5 V		0	1	μΑ
UVLO AN	ND POR (POWER-ON RE	SET)					
V _{I(3.3V)}	Input voltage at 3.3V pir	n, UVLO	3.3-V level below which all switches are Hi-Z	2.4	2.7	2.9	V
V _{hys(3.3V)}	UVLO hysteresis voltag	e at VA ⁽⁶⁾			100		mV
V _{I(5V)}	Input voltage at 5V pin,	UVLO	5-V level below which only 5V switches are Hi-Z	2.3	2.5	2.8	V
V _{hys(5V)}	UVLO hysteresis voltag	e at 5V ⁽⁶⁾	Delay from voltage hit (step from 3 V to 2.3 V) to Hi-Z control (90% $\rm V_G$ to GND)		100		mV
t _{df}	Delay time for falling res	sponse, UVLO ⁽⁶⁾			4		μs
$V_{I(POR)}$	Input voltage, power-on reset ⁽⁶⁾		3.3-V voltage below which POR is asserted causing a RESET internally with all line switches open and all discharge switches closed.			1.7	V

 ⁽⁵⁾ LATCH has low-current pulldown. RESET and SHDN have low-current pullup.
 (6) Specified by design; not tested in production.



SWITCHING CHARACTERISTICS

 V_{CC} = 5 V, T_A = 25°C, $V_{I(3.3V)}$ = 3.3 V, $V_{I(5V)}$ = 5 V, $V_{I(12)}$ = 12 V (not applicable for TPS2223A) all outputs unloaded (unless otherwise noted)

	PARAMETER ⁽¹⁾	LOAD CONDITION	TEST CONDITIONS	(2)	MIN TYP	MAX	UNIT
		$C_{L(xVCC)} = 0.1 \mu F, C_{L(xVPP)} = 0.1 \mu F,$	$V_{O(xVCC)} = 5 V$		0.9		
	Output rise times (3)	$I_{O(XVCC)} = 0 A$, $I_{O(XVPP)} = 0 A$	V _{O(xVPP)} = 12 V		0.26	0.26	ms
t _r	Output rise times.	$C_{L(xVCC)} = 150 \mu F, C_{L(xVPP)} = 10 \mu F,$	$V_{O(xVCC)} = 5 V$		1.1		1115
		$I_{O(xVCC)} = 0.75 \text{ A}, I_{O(xVPP)} = 50 \text{ mA}$	$V_{O(xVPP)} = 12 V$		0.6		
		$C_{L(xVCC)} = 0.1 \mu\text{F}, C_{L(xVPP)} = 0.1 \mu\text{F},$	$V_{O(xVCC)} = 5 V$, Discharge switches ON		0.5		
t _f	Output fall times (3)	$I_{O(XVCC)} = 0 A$, $I_{O(XVPP)} = 0 A$	V _{O(xVPP)} = 12 V, Discharge switches ON		0.2		ms
		$C_{L(xVCC)} = 150 \mu\text{F}, C_{L(xVPP)} = 10 \mu\text{F},$	$V_{O(xVCC)} = 5 V$		2.35		
		$I_{O(xVCC)} = 0.75 \text{ A}, I_{O(xVPP)} = 50 \text{ mA}$	$V_{O(xVPP)} = 12 V$		3.9		
			Latch↑ to xVPP (12V) ⁽⁴⁾	t _{pdon}	2		
			Later to XVPP (12V)	t _{pdoff}	0.62		ms
			Latch↑ to xVPP (5V)	t _{pdon}	0.77		
			Later to XVPP (5V)	t_{pdoff}	0.51		
		$C_{L(xVCC)} = 0.1 \mu F, C_{L(xVPP)} = 0.1 \mu F,$	Latch↑ to xVPP (3.3V)	t_{pdon}	0.75		
		$I_{O(xVCC)} = 0 A, I_{O(xVPP)} = 0 A$	Later to XVFF (5.5V)	t_{pdoff}	0.52		
			Latch↑ to xVCC (5V)	t_{pdon}	0.3		
			Later to xvee (5v)	t _{pdoff}	2.5		
			Latch↑ to xVCC (3.3V)	t_{pdon}	0.3		
+ .	Propagation delay		Laterij to XVCC (3.3V)	t _{pdoff}			ı
t _{pd}	times (3)		Latch↑ to xVPP (12V) ⁽⁴⁾	t_{pdon}	2.2		
			Later to XVPP (12V)	t_{pdoff}	0.8		
			Latch↑ to xVPP (5V)	t _{pdon}	0.8		
			Later to XVPP (5V)	t_{pdoff}	0.6		
		$C_{L(xVCC)} = 150 \mu F, C_{L(xVPP)} = 10 \mu F,$	Latch↑ to xVPP (3.3V)	t _{pdon}	0.8		ms
		$I_{O(xVCC)} = 0.75 \text{ A}, I_{O(xVPP)} = 50 \text{ mA}$	Later to XVFF (3.3V)	t_{pdoff}	0.6		
			Latch↑ to xVCC (5V)	t _{pdon}	0.6		
			Laterij to xvoc (5v)	t _{pdoff}	2.5		
			Latch↑ to xVCC (3.3V)	t _{pdon}	0.5		
			Latery to AVCC (3.3V)	t _{pdoff}	2.6		


Refer to Parameter Measurement Information in Figure 1.

No card inserted, assumes a 0.1-μF output capacitor (see Figure 1).

Specified by design; not tested in production. Not applicable for TPS2223A



FUNCTIONAL BLOCK DIAGRAM OF TPS2223A, TPS2224A and TPS2226A (see Note A)




NOTES: A. Diagram shown for 24-pin DB package.

- B. Current sense
- C. The two 12-V pins must be externally connected.
- D. No connections for TPS2223A.




FUNCTIONAL BLOCK DIAGRAM OF TPS2220A



NOTES: A. Current sense

B. The two 12-V pins must be externally connected.

PIN ASSIGNMENTS






Terminal Functions

	TERMINAL						
NAME		N	0.		I/O	DESCRIPTION	
NAIVIE	TPS2220A	TPS2223A	TPS2224A	TPS2226A			
3.3V	13	13, 14	13, 14	15, 16, 17	I	3.3-V input for card power and chip power	
5V	1, 2	1, 2, 24	1, 2, 24	1, 2, 30	1	5-V input for card power	
12V	7, 20	NA	7, 20	7, 24	I	12-V input for card power (xVPP). The two 12-V pins must be externally connected.	
AVCC	9, 10	9, 10	9, 10	9, 10, 11	0	Switched output that delivers 3.3 V, 5 V, ground or high impedance to card	
AVPP	8	8	8	8	0	Switched output that delivers 3.3 V, 5 V, 12 V, ground or high impedance to card (12 V not applicable to TPS2223A)	
BVCC	_	17, 18	17, 18	20, 21, 22	0	Switched output that delivers 3.3 V, 5 V, ground or high impedance to card	
BVPP	-	19	19	23	0	Switched output that delivers 3.3 V, 5 V, 12 V, ground or high impedance to card (12 V not applicable for TPS2223A)	
GND	11	11	11	12		Ground	
OC	15	15	15	18	0	Open-drain overcurrent reporting output that goes low when an overcurrent condition exists. An external pullup is required.	
SHDN	21	21	21	25	I	Hi-Z (open) all switches. Identical function to serial D8. Asynchronous active-low command, internal pullup	
RESET	12	12	12	14	I	Logic-level RESET input active low. Asynchronous active-low command, internal pullup	
CLOCK	4	4	4	4	I	Logic-level clock for serial data word	
DATA	3	3	3	3	I	Logic-level serial data word	
LATCH	5	5	5	5	I	Logic-level latch for serial data word, internal pulldown	
NC	6, 14, 16, 17, 18, 19, 22, 23, 24	6, 7, 16, 20, 22, 23	6, 16, 22, 23	6, 13, 19, 26, 27, 28, 29		No internal connection	




PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS

Figure 1. Test Circuits and Voltage Waveforms



NOTE: Data is clocked in on the positive edge of the clock. The positive edge of the latch signal should occur before the next positive edge of the clock. For definition of D0 to D10, see the control logic table.


Figure 2. Serial-Interface Timing for TPS2226A




PARAMETER MEASUREMENT INFORMATION (continued)


Table of Graphs


		FIGURE
Short-circuit response, short applied to powered-on 5-V xVCC-switch output	vs Time	3
Short-circuit response, short applied to powered-on 12-V xVPP-switch output	vs Time	4
OC response with ramped overcurrent-limit load on 5-V xVCC-switch output	vs Time	5
OC response with ramped overcurrent-limit load on 12-V xVPP-switch output	vs Time	6
xVCC Turnon propagation delay time $_{L}$ = 150 μ F)	vs Junction temperature	7
xVCC Turnoff propagation delay time $_{L}$ = 150 μ F)	vs Junction temperature	8
xVPP Turnon propagation delay time $_{L}$ = 10 μ F)	vs Junction temperature	9
xVPP Turnoff propagation delay time $_L$ = 10 μ F)	vs Junction temperature	10
xVCC Turnon propagation delay time (T _J = 25°C)	vs Load capacitance	11
xVCC Turnoff propagation delay time (T _J = 25°C)	vs Load capacitance	12
xVPP Turnon propagation delay time (T _J = 25°C)	vs Load capacitance	13
xVPP Turnoff propagation delay time (T _J = 25°C)	vs Load capacitance	14
xVCC Rise time $_{L}$ = 150 μ F)	vs Junction temperature	15
xVCC Fall time $_L$ = 150 μ F)	vs Junction temperature	16
xVPP Rise time $_L$ = 10 μ F)	vs Junction temperature	17
xVPP Fall time $_{L}$ = 10 μ F)	vs Junction temperature	18
xVCC Rise time $(T_J = 25^{\circ}C)$	vs Load capacitance	19
xVCC Fall time (T _J = 25°C)	vs Load capacitance	20
xVPP Rise time $(T_J = 25^{\circ}C)$	vs Load capacitance	21
xVPP Fall time ($T_J = 25^{\circ}C$)	vs Load capacitance	22















Figure 7.













Figure 9.



TURNON PROPAGATION DELAY TIME, xVPP vs JUNCTION TEMPERATURE




TURNON PROPAGATION DELAY TIME, xVCC vs LOAD CAPACITANCE












RISE TIME, xVCC




TURNON PROPAGATION DELAY TIME, xVPP vs LOAD CAPACITANCE





FALL TIME, xVCC vs JUNCTION TEMPERATURE
























TYPICAL CHARACTERISTICS


Table of Graphs


			FIGURE
	Input current, xVCC = 3.3 V		23
I _I	Input current, xVCC = 5 V	vs Junction temperature	24
	Input current, xVPP = 12 V		25
	Static drain-source on-state resistance, 3.3 V to xVCC switch		26
r _{DS(on)}	Static drain-source on-state resistance, 5 V to xVCC switch	vs Junction temperature	27
` ′	Static drain-source on-state resistance, 12 V to xVPP switch		28
	xVCC switch voltage drop, 3.3-V input		29
V_{O}	xVCC switch voltage drop, 5-V input	vs Load current	30
	xVPP switch voltage drop, 12-V input		31
	Short-circuit current limit, 3.3 V to xVCC		32
Ios	Short-circuit current limit, 5 V to xVCC	vs Junction temperature	33
	Short-circuit current limit, 12 V to xVPP		34









































APPLICATION INFORMATION

OVERVIEW

PC Cards were initially introduced as a means to add flash memory to portable computers. The idea of add-in cards quickly took hold, and modems, wireless LANs, global positioning satellite system (GPS), multimedia, and hard-disk versions were soon available. As the number of PC Card applications grew, the engineering community quickly recognized the need for a standard to ensure compatibility across platforms. Therefore, the PCMCIA (Personal Computer Memory Card International Association) was established, comprising members from leading computer, software, PC Card, and semiconductor manufacturers. One key goal was to realize the plug-and-play concept, so that cards and hosts from different vendors would be transparently compatible.

PC CARD POWER SPECIFICATION

System compatibility also means power compatibility. The most current set of specifications (PC Card Standard) set forth by the PCMCIA committee states that power is to be transferred between the host and the card through eight of the 68 terminals of the PC Card connector. This power interface consists of two V_{CC} , two V_{pp} , and four ground terminals. Multiple V_{CC} and ground terminals minimize connector-terminal and line resistance. The two V_{pp} terminals were originally specified as separate signals, but are normally tied together in the host to form a single node to minimize voltage losses. Card primary power is supplied through the V_{CC} terminals; flash-memory programming and erase voltage is supplied through the V_{pp} terminals. Cardbus cards of today typically do not use 12 V, which is now more of an optional requirement in the host.

DESIGNING FOR VOLTAGE REGULATION

The current PCMCIA specification for output voltage regulation, $V_{O(reg)}$, of the 5-V output is 5% (250 mV). In a typical PC power-system design, the power supply has an output-voltage regulation, $V_{PS(reg)}$, of 2% (100 mV). Also, a voltage drop from the power supply to the PC Card results from resistive losses, V_{PCB} , in the PCB traces and the PCMCIA connector. A typical design would limit the total of these resistive losses to less than 1% (50 mV) of the output voltage. Therefore, the allowable voltage drop, V_{DS} , for the TPS2220A, TPS2223A, TPS2224A, and TPS2226A would be the PCMCIA voltage regulation less the power supply regulation and less the PCB and connector resistive drops:

$$V_{DS} = V_{O(reg)} - V_{PS(reg)} - V_{PCB}$$

Typically, this would leave 100 mV for the allowable voltage drop across the 5-V switch. The specification for output voltage regulation of the 3.3-V output is 300 mV; therefore, using the same equation by deducting the voltage drop percentages (2%) for power-supply regulation and PCB resistive loss (1%), the allowable voltage drop for the 3.3-V switch is 200 mV. The voltage drop is the output current multiplied by the switch resistance of the device. Therefore, the maximum output current, I_O max, that can be delivered to the PC Card in regulation is the allowable voltage drop across the IC, divided by the output-switch resistance.

$$I_{O}$$
max = $\frac{V_{DS}}{r_{DS(on)}}$

The xVCC outputs have been designed to deliver the peak and average currents defined by the PC Card specification within regulation over the operating temperature range. The xVPP outputs of the device have been designed to deliver 100 mA continuously.

OVERCURRENT AND OVERTEMPERATURE PROTECTION

PC Cards are inherently subject to damage that can result from mishandling. Host systems require protection against short-circuited cards that can lead to power-supply or PCB trace damage. Even extremely robust systems can undergo rapid battery discharge into a damaged PC Card, resulting in the sudden and unacceptable loss of system power. In comparison, the reliability of fused systems is poor because blown fuses require troubleshooting and repair, usually by the manufacturer.

The TPS2220A, TPS2223A, TPS2224A, and TPS2226A take a two-pronged approach to overcurrent protection, which is designed to activate if an output is shorted or when an overcurrent condition is present when switches are powered up. First, instead of fuses, sense FETs monitor each of the xVCC and xVPP power outputs. Unlike

SLVS428E-MAY 2002-REVISED MSRCH 2008



sense resistors or polyfuses, these FETs do not add to the series resistance of the switch; therefore, voltage and power losses are reduced. Overcurrent sensing is applied to each output separately. Excessive current generates an error signal that limits the output current of only the affected output, preventing damage to the host. Each xVCC output overcurrent limits from 1 A to 2.0 A, typically around 1.6 A; the xVPP outputs limit from 100 mA to 250 mA, typically around 200 mA.

Second, when an overcurrent condition is detected, the TPS2220A, TPS2223A, TPS2224A, and TPS2226A assert an active low \overline{OC} signal that can be monitored by the microprocessor or controller to initiate diagnostics and/or send the user a warning message. If an overcurrent condition persists, causing the IC to exceed its maximum junction temperature, thermal-protection circuitry activates, shutting down all power outputs until the device cools to within a safe operating region, which is ensured by a thermal shutdown hysteresis. Thermal limiting prevents destruction of the IC from overheating beyond the package power-dissipation ratings.

During power up, the devices control the rise times of the xVCC and xVPP outputs and limit the inrush current into a large load capacitance, faulty card, or connector.

12-V SUPPLY NOT REQUIRED

Some PC Card switches use the externally supplied 12 V to power gate drive and other chip functions, which requires that power be present at all times. The TPS2220A, TPS2224A and TPS2226A offer considerable power savings by using an internal charge pump to generate the required higher gate drive voltages from the 3.3-V input. Therefore, the external 12-V supply can be disabled except when needed by the PC Card in the slot, thereby extending battery lifetime. A special feature in the 12-V circuitry actually helps to reduce the supply current demanded from the 3.3-V input. When 12 V is supplied and requested at the VPP output, a voltage selection circuit draws the charge-pump drive current for the 12-V FETs from the 12-V input. This selection is automatic and effectively reduces demand fluctuations on the normal 3.3-V VCC rail. For proper operation of this feature, a minimum 3.3-V input capacitance of 4.7 μ F is recommended, and a minimum 12-V input ramp-up rate of 12 V/50 ms (240 V/s) is required. Additional power savings are realized during a software shutdown in which quiescent current drops to a maximum of 1 μ A.

VOLTAGE-TRANSITIONING REQUIREMENT

PC Cards, like portables, are migrating from 5 V to 3.3 V to minimize power consumption, optimize board space, and increase logic speeds. The TPS2220A, TPS2223A, TPS2224A, and TPS2226A meet all combinations of power delivery as currently defined in the PCMCIA standard. The latest protocol accommodates mixed 3.3-V/5-V systems by first powering the card with 5 V, then polling it to determine its 3.3-V compatibility. The PCMCIA specification requires that the capacitors on 3.3-V-compatible cards be discharged to below 0.8 V before applying 3.3-V power. This action ensures that sensitive 3.3-V circuitry is not subjected to any residual 5-V charge and functions as a power reset. PC Card specification requires that V_{CC} be discharged within 100 ms. PC Card resistance cannot be relied on to provide a discharge path for voltages stored on PC Card capacitance because of possible high-impedance isolation by power-management schemes. The devices include discharge transistors on all xVCC and xVPP outputs to meet the specification requirement.

SHUTDOWN MODE

In the shutdown mode, which can be controlled by \overline{SHDN} or bit D8 of the input serial DATA word, each of the xVCC and xVPP outputs is forced to a high-impedance state. In this mode, the chip quiescent current is reduced to 1 μ A or less to conserve battery power.

POWER-SUPPLY CONSIDERATIONS

These switches have multiple pins for each 3.3-V (except for TPS2220A) and 5-V power input and for the switched xVCC outputs. Any individual pin can conduct the rated input or output current. Unless all pins are connected in parallel, the series resistance is higher than that specified, resulting in increased voltage drops and power loss. It is recommended that all input and output power pins be paralleled for optimum operation.

To increase the noise immunity of the TPS2220A, TPS2223A, TPS2224A, and TPS2226A, the power-supply inputs should be bypassed with at least a 4.7-μF electrolytic or tantalum capacitor paralleled by a 0.047-μF to



0.1- μF ceramic capacitor. It is strongly recommended that the switched outputs be bypassed with a 0.1- μF (or larger) ceramic capacitor; doing so improves the immunity of the IC to electrostatic discharge (ESD). Care should be taken to minimize the inductance of PCB traces between the devices and the load. High switching currents can produce large negative voltage transients, which forward biases substrate diodes, resulting in unpredictable performance. Similarly, no pin should be taken below -0.3 V.

RESET INPUT

To ensure that cards are in a known state after power brownouts or system initialization, the PC Cards should be reset at the same time as the host by applying low-impedance paths from xVCC and xVPP terminals to ground. A low-impedance output state allows discharging of residual voltage remaining on PC Card filter capacitance, permitting the system (host and PC Cards) to be powered up concurrently. The active low \overline{RESET} input closes internal ground switches S1, S4, S7, and S11 with all other switches left open. The TPS2220A, TPS2224A, and TPS2226A remain in the low-impedance output state until the signal is de-asserted and further data is clocked in and latched. The input serial data cannot be latched during reset mode. \overline{RESET} is provided for direct compatibility with systems that use an active-low reset voltage supervisor. The \overline{RESET} pin has an internal 150-k Ω pullup resistor.

CALCULATING JUNCTION TEMPERATURE

The switch resistance, $r_{DS(on)}$, is dependent on the junction temperature, T_J , of the die. The junction temperature is dependent on both $r_{DS(on)}$ and the current through the switch. To calculate T_J , first find $r_{DS(on)}$ from Figure 26 through Figure 28, using an initial temperature estimate about 30°C above ambient. Then, calculate the power dissipation for each switch, using the formula:

$$P_D = r_{DS(on)} \times I^2$$

Next, sum the power dissipation of all switches and calculate the junction temperature:

$$T_{J} = \left(\sum P_{D} \times R_{\theta JA}\right) + T_{A}$$

where:

 $R_{\theta,JA}$ is the inverse of the derating factor given in the dissipation rating table.

Compare the calculated junction temperature with the initial temperature estimate. If the temperatures are not within a few degrees of each other, recalculate using the calculated temperature as the initial estimate.

LOGIC INPUTS AND OUTPUTS

The serial interface consists of the DATA, CLOCK, and LATCH leads. The data is clocked in on the positive edge of the clock (see Figure 2). The 11-bit (D0-D10) serial data word is loaded during the positive edge of the latch signal. The positive edge of the latch signal should occur before the next positive edge of the clock occurs.

The serial interface of the device is compatible with serial-interface PCMCIA controllers.

An overcurrent output (\overline{OC}) is provided to indicate an overcurrent or overtemperature condition in any of the xVCC and xVPP outputs as previously discussed.



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPS2220ADB	ACTIVE	SSOP	DB	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2220ADBG4	ACTIVE	SSOP	DB	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2220ADBR	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2220ADBRG4	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2220APWP	ACTIVE	HTSSOP	PWP	24	60	Green (RoHS & no Sb/Br)	Call TI	Level-2-260C-1 YEAR
TPS2220APWPG4	ACTIVE	HTSSOP	PWP	24	60	Green (RoHS & no Sb/Br)	Call TI	Level-2-260C-1 YEAR
TPS2220APWPR	ACTIVE	HTSSOP	PWP	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2220APWPRG4	ACTIVE	HTSSOP	PWP	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2223ADB	ACTIVE	SSOP	DB	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2223ADBG4	ACTIVE	SSOP	DB	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2223ADBR	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2223ADBRG4	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2223APWP	ACTIVE	HTSSOP	PWP	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2223APWPG4	ACTIVE	HTSSOP	PWP	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2223APWPR	ACTIVE	HTSSOP	PWP	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2223APWPRG4	ACTIVE	HTSSOP	PWP	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2224ADB	ACTIVE	SSOP	DB	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2224ADBG4	ACTIVE	SSOP	DB	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2224ADBR	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2224ADBRG4	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2224APWP	ACTIVE	HTSSOP	PWP	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2224APWPG4	ACTIVE	HTSSOP	PWP	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2224APWPR	ACTIVE	HTSSOP	PWP	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2224APWPRG4	ACTIVE	HTSSOP	PWP	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2226ADB	ACTIVE	SSOP	DB	30	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM



PACKAGE OPTION ADDENDUM

20-Mar-2008

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPS2226ADBG4	ACTIVE	SSOP	DB	30	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2226ADBR	ACTIVE	SSOP	DB	30	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2226ADBRG4	ACTIVE	SSOP	DB	30	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.







11-Mar-2008

TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Г	P1	Pitch between successive cavity centers



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2220ADBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
TPS2220APWPR	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TPS2223ADBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
TPS2223APWPR	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TPS2224ADBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
TPS2224APWPR	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TPS2226ADBR	SSOP	DB	30	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2220ADBR	SSOP	DB	24	2000	346.0	346.0	33.0
TPS2220APWPR	HTSSOP	PWP	24	2000	346.0	346.0	33.0
TPS2223ADBR	SSOP	DB	24	2000	346.0	346.0	33.0
TPS2223APWPR	HTSSOP	PWP	24	2000	346.0	346.0	33.0
TPS2224ADBR	SSOP	DB	24	2000	346.0	346.0	33.0
TPS2224APWPR	HTSSOP	PWP	24	2000	346.0	346.0	33.0
TPS2226ADBR	SSOP	DB	30	2000	346.0	346.0	33.0

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PWP (R-PDSO-G**)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

20 PIN SHOWN



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




THERMAL PAD MECHANICAL DATA PWP (R-PDS0-G24)

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Top View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

PWP (R-PDSO-G24) PowerPAD™



NOTES: A.

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated