

## OPTICAL NETWORK HOT SWAP POWER MANAGER

### FEATURES

- Enables Hot Swap in High Availability Optical Network Systems
- Programmable Current Slew Rate
- Power Supply Sequencing
- Sense Resistors Set Peak Current (IMAX)
- Overcurrent Circuit Breaker at 2× IMAX
- Precharge Output
- Logic Low Power Good Output
- Logic Low Enable Input
- On-Chip Charge Pump
- Low Sleep Mode Current
- Undervoltage Lockout (UVLO)
- Minimal External Parts Count
- 24-pin TSSOP Package


### TYPICAL APPLICATION

### DESCRIPTION

The TPS2346 Optical Network Hot Swap Power Manager (HSPM) provides highly-integrated supply control of three positive (3.3-V, 5-V, and 5.15-V) and one negative (-5.2-V) supply rails with a minimum number of external components. A linear current amplifier (LCA) in each of the four device channels provides closed-loop control of load current during insertion and extraction events. This allows the designer to configure the plug-in card's maximum inrush slew rate and magnitude according to the requirements of the system supplies.

### APPLICATIONS

- Hot Swap of ONET Modules
- Supply Power-Up/Power-Down Sequencing



**description (continued)**

Fully programmed sequencing control ramps the back-end plane voltages in order, and during shutdown from a healthy state, turns off the back-end supplies in the reverse order. In addition, electronic circuit breakers provide continuous protection for the system supplies during the plug-in operation. The TTL/CMOS-compatible  $\overline{\text{ENABLE}}$  input and the board power good signal ( $\overline{\text{PG}}$ ) can interface directly to the individual backplane slot control and status signals. A precharge pin (PRECHG) provides a 1-V bias supply for the I/O signals.

**absolute maximum ratings over operating free-air temperature (unless otherwise noted)†**

Input voltage range, VIN1, VIN2, VIN3, $\overline{\text{ENABLE}}$ , $\overline{\text{PG}}$ , PRECHG	.....	-0.3 V to 15 V
VS1, VS2, VS3, CS1, CS2, CS3	.....	-0.3 V to $V_{\text{IN}} + 0.3$ V of corresponding channel
CPUMP, GATE1, GATE2, GATE3	.....	-0.3 V to 25 V
VIN4, VS4, GATE4, CS4	.....	-15 V to 0.3 V
IRAMP	.....	-0.3 V to $V_{\text{I(VIN1)}} + 0.3$ V
Operating junction temperature range, $T_{\text{J}}$	.....	-55°C to 150°C
Storage temperature range, $T_{\text{stg}}$	.....	-65°C to 150°C
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds	.....	300°C


† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages are with respect to GND. Currents are positive into, and negative out of the specified terminal.

**AVAILABLE OPTIONS**

$T_{\text{A}}$	PACKAGED DEVICES
	TSSOP (PW)
-40°C to 85°C	TPS2346PW

†The PW package is available taped and reeled. Add TR suffix to device type (e.g. TPS2346PWTR) to order quantities of 2,000 devices per reel and 90 units per tube.

**PW PACKAGE  
(TOP VIEW)**



electrical characteristics  $V_I(VIN1) = 5.15\text{ V}$ ,  $V_I(VIN2) = 5\text{ V}$ ,  $V_I(VIN3) = 3.3\text{ V}$ ,  $V_I(VIN4) = -5.2\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

**input supply**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>CC1</sub>	Supply current, VIN1		6	8	mA
I <sub>CC2</sub>	Supply current, VIN2		1	2	
I <sub>CC3</sub>	Input current, VIN3		0.5	1	
I <sub>CC4</sub>	Input current, VIN4		-1.5	-3	
I <sub>CC1(SLP)</sub>	Sleep mode current, VIN1	$V_I(\text{ENABLE}) = 5\text{ V}$	0.5		μA
I <sub>CC2(SLP)</sub>	Sleep mode current, VIN2	$V_I(\text{ENABLE}) = 5\text{ V}$	1		
I <sub>CC3(SLP)</sub>	Sleep mode current, VIN3	$V_I(\text{ENABLE}) = 5\text{ V}$	100		
I <sub>CC4(SLP)</sub>	Sleep mode current, VIN4	$V_I(\text{ENABLE}) = 5\text{ V}$	-400		

**charge pump**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>O(MAX)</sub>	Maximum output voltage			17	23	V
I <sub>SOURCE</sub>	Peak output current			-120		μA
Z <sub>O</sub>	Charge pump source impedance				200	kΩ

$$\left( I_{O(\text{CPUMP}=17\text{ V})} \right) - \left( I_{O(\text{CPUMP}=16\text{ V})} \right) \times \frac{1\text{ V}}{\text{V}}$$

**precharge output**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>O(PCHG)1</sub>	Output voltage	$V_I(VIN2) = 4\text{ V}$ , $V_I(VIN1/3/4) = 0\text{ V}$	0.9	1	1.1	V
V <sub>O(PCHG)2</sub>	Output voltage, sourcing	$V_I(VIN2) = 4\text{ V}$ , $I_O(\text{PRECHG}) = -5\text{ mA}$ , $V_I(VIN1/3/4) = 0\text{ V}$	0.8	1	1.2	
V <sub>O(PCHG)3</sub>	Output voltage, sinking	$V_I(VIN2) = 4\text{ V}$ , $I_O(\text{PRECHG}) = 5\text{ mA}$ , $V_I(VIN1/3/4) = 0\text{ V}$	0.8	1	1.2	
t <sub>START</sub>	Startup time	$V_I(VIN2) = 4\text{ V}$ , $V_I(VIN1/3/4) = 0\text{ V}$		200		μs

**linear current amplifiers 1, 2, 3**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>MAX1</sub>	IMAX sense voltage (VIN1 – CS1)		16	20	24	mV
V <sub>MAX2</sub>	IMAX sense voltage (VIN2 – CS2)		16	20	24	
V <sub>MAX3</sub>	IMAX sense voltage (VIN3 – CS3)		16	20	24	
I <sub>PK</sub>	Output peak current		-25		-5	mA
I <sub>SINK</sub>	Output current sink		0.2		10	
I <sub>FAULT</sub>	Output current sink	Fault shutdown		150		V
V <sub>OL</sub>	Low-level output voltage	Fault shutdown, $I_O(\text{GATEX}) = 10\text{ mA}$			0.5	
V <sub>OH</sub>	High-level output voltage	$I_O(\text{GATEX}) = -4\text{ μA}$			V <sub>CPUMP</sub> -1	

**linear current amplifier 4**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>MAX4</sub>	IMAX sense voltage (VIN4 – CS4)		-75	-150	-225	mV
I <sub>OL1</sub>	Output leakage current	Fault shutdown	-10		10	μA
I <sub>OL2</sub>	Output leakage current	Sleep mode	-10		10	

electrical characteristics  $V_{I(VIN1)} = 5.15\text{ V}$ ,  $V_{I(VIN2)} = 5\text{ V}$ ,  $V_{I(VIN3)} = 3.3\text{ V}$ ,  $V_{I(VIN4)} = -5.2\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted) (continued)

**overcurrent comparators 1, 2, 3**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OC1}$	Overcurrent threshold voltage (VIN1 – CS1)		34	45	56	mV
$V_{OC2}$	Overcurrent threshold voltage (VIN2 – CS2)		29	40	51	
$V_{OC3}$	Overcurrent threshold voltage (VIN3 – CS3)		29	40	51	
$t_R$	Response time		1		5	$\mu\text{s}$

**overcurrent comparator 4**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OC4}$	Overcurrent threshold voltage (VIN4 – CS4) relative to $V_{MAX4}$		-50		-225	mV
$t_R$	Response time		1		5	$\mu\text{s}$

**undervoltage (UV)**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{UV1}$	Channel 1 undervoltage limit		4.35	4.53	4.71	V
$V_{UV2}$	Channel 2 undervoltage limit		4.22	4.40	4.58	
$V_{UV3}$	Channel 3 undervoltage limit		2.78	2.90	3.02	
$V_{UV4}$	Channel 4 undervoltage limit		-4.76	-4.58	-4.30	

**overvoltage (OV)**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OV1}$	Channel 1 overvoltage limit		5.54	5.77	6.00	V
$V_{OV2}$	Channel 2 overvoltage limit		5.38	5.60	5.82	
$V_{OV3}$	Channel 3 overvoltage limit		3.55	3.70	3.85	
$V_{OV4}$	Channel 4 overvoltage limit		-7.00	-5.82	-5.54	

**IRAMP output**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{CHG}$	Source current, charging	$V_{O(IRAMP)} = 0.5\text{ V}$	-46	-58	-68	$\mu\text{A}$
$I_{DSG}$	Sink current, discharging	$V_{O(IRAMP)} = 0.5\text{ V}$	1.3	1.8	2.5	

**undervoltage lockout (UVLO)**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{UVLO-L}$	VIN1 UVLO, input rising	$V_{I(VIN2)} = V_{I(VIN3)} = V_{I(VIN4)} = 0\text{ V}$	2.1	2.4	2.9	V
$V_{UVLO-H}$	VIN1 UVLO, input falling		1.90	2.25	2.70	
$V_{HYS}$	VIN1 UVLO hysteresis		0.05			

**ENABLE input**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IL}$	Low-level input voltage				0.8	V
$V_{IH}$	High-level input voltage		2			
$I_{IH}$	High-level input leakage current	$V_{I(ENABLE)} = 5\text{ V}$		50		$\mu\text{A}$

electrical characteristics  $V_{I(VIN1)} = 5.15\text{ V}$ ,  $V_{I(VIN2)} = 5\text{ V}$ ,  $V_{I(VIN3)} = 3.3\text{ V}$ ,  $V_{I(VIN4)} = -5.2\text{ V}$ ,  
 $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted) (continued)

 **$\overline{\text{PG}}$  output**

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$I_{OH}$	High-level output (leakage) current	$V_{I(ENABLE)} = 5\text{ V}$ ,	$V_{OH} = 5\text{ V}$		1		$\mu\text{A}$
$V_{OL}$	Low-level output voltage	$V_{I(ENABLE)} = 0\text{ V}$ ,	$I_{SINK} = 0.1\text{ mA}$		0.5		V
$I_{OL}$	Low-level output (sink) current	$V_{I(ENABLE)} = 0\text{ V}$ ,	$V_{OL} = 0.5\text{ V}$	4	10		mA

**Terminal Functions**

TERMINAL NAME		NO.	I/O	DESCRIPTION
AGND		18	I	Analog ground
$\overline{\text{ENABLE}}$		6	I	Logic low enable input for back-end power
CPGND		19	I	Charge pump ground
CPUMP		20	I/O	Charge pump reservoir capacitor connection
CS1		4	I	Channel 1 (5.15-V) current sense input
CS2		21	I	Channel 2 (5-V) current sense input
CS3		9	I	Channel 3 (3.3-V) current sense input
CS4		16	I	Channel 4 (-5.2-V) current sense input
GATE1		1	O	Gate drive for Channel 1 (5.15-V) external pass FET
GATE2		24	O	Gate drive for Channel 2 (5-V) external pass FET
GATE3		12	O	Gate drive for Channel 3 (3.3-V) external pass FET
GATE4		13	O	Gate drive for Channel 4 (-5.2-V) external pass FET
$\overline{\text{PG}}$		17	O	Open drain output asserted low for back-end power good
IRAMP		5	O	Current ramp programming pin
PRECHG		8	O	Bias supply of 1V for bus signal precharge
RGND		7	I	Reference ground
VIN1		3	I	Channel 1 supply (5.15-V) input voltage sense
VIN2		22	I	Channel 2 supply (5-V) input voltage sense
VIN3		10	I	Channel 3 supply (3.3-V) input voltage sense
VIN4		15	I	Channel 4 supply (-5.2-V) input voltage sense
VS1		2	I	5.15-V supply back-end voltage sense
VS2		23	I	5-V supply back-end voltage sense
VS3		11	I	3.3-V supply back-end voltage sense
VS4		14	I	-5.2-V supply back-end voltage sense

**DISSIPATION RATING TABLE**

PACKAGE	$T_A = 25^\circ\text{C}$	DERATING FACTOR	$T_A = 85^\circ\text{C}$
TSSOP (PW)	800 mW	10 mW/ $^\circ\text{C}$	200 mW

**pin descriptions**

**AGND:** Analog ground reference for the device.

**CPGND:** Charge pump ground pin for the device.

**CPUMP:** Charge pump reservoir capacitor connection. An external capacitor of value 0.1  $\mu\text{F}$  to 1  $\mu\text{F}$  must be connected between this pin and CPGND. The capacitor provides charge storage for the internal charge pump for gate drive of the external N-channel FETs in line with the three positive-voltage loads.

**CS1, CS2, CS3:** These pins tie to the load side of the Channel 1, 2, and 3 current sense resistors, respectively. They are used in conjunction with the VIN1, VIN2 and VIN3 inputs to provide load current magnitude information to each of the positive rail LCAs.

**CS4:** This pin ties to the more positive side of the Channel 4 current sense resistor (common with the pass FET source). It is used in conjunction with the VIN4 input to provide Channel 4 current magnitude information to the negative rail LCA.

**ENABLE:** Logic low enable input for back-end power. This pin ties to the module enable input at the plug-in slot. When the input supplies are above the device minimums, and this pin is asserted low the TPS2346 begins the sequential ramp-up of the back-end supplies. Pulling this input high ( $>2\text{ V}$ ) turns off power to the back-end planes, and puts the TPS2346 into low-power sleep mode.

**GATE1, GATE2, GATE3, GATE4:** Gate drive outputs for the Channel 1 through Channel 4 pass FETs, respectively. The gates are driven according to the supply voltage, enable, sequence programming and load current conditions of the add-in board.

**IRAMP:** Current ramp programming pin. A capacitor connected between this pin and ground determines the maximum slew rate of the load current during ramp-up and ramp-down of the three positive back-end voltages. This same capacitor is also used to establish the time limit for ramping each of the supply outputs.

**PG:** Open-drain output asserted low to signal a back-end power-good condition. During a turn-on event, if each of the load rails ramps up successfully to within the factory-programmed tolerances of the undervoltage (UV) and overvoltage (OV) comparators, this output is subsequently asserted low. The output is false when back-end power is not enabled, if any of the back-end voltages is not within its UV/OV window, as a result of an overcurrent indication on any supply controller, or as a result of a fault timeout during linear ramp-up of any load voltage.

**PRECHG:** Bias supply of 1 V for bus signal precharge. During plug-in insertion and extraction events, this output provides a bias supply that can be used to precharge the signal and control lines of the system's address/data bus.

**RGND:** Reference ground input for the device.

**VIN1:** Channel 1 supply (5.15-V) input voltage sense. This pin is connected to the 5.15-V power supply input to the add-in card. The supply potential is tested against the undervoltage limits prior to ramping voltage to the back-end 5.15-V plane. The input supply also serves as the reference potential for the internally generated current limit (IMAX) reference of the Channel 1 LCA. This pin also serves as the VCC supply for the TPS2346.

**VIN2:** Channel 2 supply (5-V) input voltage sense. This pin is connected to the 5-V power supply input to the add-in card. The supply potential is tested against the undervoltage limits prior to ramping voltage to the back-end 5-V plane. The input supply also serves as the reference potential for the internally generated current limit (IMAX) reference of the Channel 2 LCA. This pin also serves as the supply input for the precharge bias output.

**VIN3:** Channel 3 supply (3.3-V) input voltage sense. This pin is connected to the 3.3-V power supply input to the add-in card. The supply potential is tested against the undervoltage limits prior to ramping voltage to the back-end 3.3-V plane. The input supply also serves as the reference potential for the internally generated current limit (IMAX) reference of the Channel 3 LCA.

---

**pin descriptions (continued)**

**VIN4:** Channel 4 supply (–5.2-V) input voltage sense. This pin is connected to the –5.2-V power supply input to the add-in card. The supply potential is tested against the undervoltage limits prior to ramping voltage to the back-end –5.2-V plane. The input supply also serves as the reference potential for the internally generated current limit (IMAX) reference of the Channel 4 LCA.

**VS1, VS2, VS3:** Voltage sense inputs for the positive back-end power busses. These pins connect to the source nodes (load side) of the external pass FETs. After the programmed voltage ramp period for each supply, these inputs are monitored to verify that the load voltages remain within the specified tolerances.

**VS4:** Voltage sense input for the negative back-end power bus. This pin connects to the drain (load side) of the Channel 4 external pass FET. After the programmed voltage ramp period for the negative supply, this input is monitored to verify that the load voltage remains within the specified tolerance.

**functional overview**

When an add-in printed circuit board (PCB) is inserted into a live chassis slot, the discharged supply bulk capacitance on the board can draw huge transient currents from the system supplies. Limited only by the ESR of the bulk capacitors and the impedance of the interconnect, these transients can reach sufficient magnitude to cause immediate damage to connector pins, PCB etch and plug-in and supply components, or cause latent defects reducing long-term reliability. In addition, current spikes can cause glitches on the power busses, causing other boards in the system to reset.

The TPS2346 is designed to actively limit inrush current slew rate and magnitude during insertion and extraction processes, in order to manage the safe, reliable hot swap of four supply voltages. N-channel MOSFETs in series with each supply provide isolation between the system supply planes (the backplane) and the back-end power planes during hot swap events. Back-end power refers to the switched side of a board's power bus. With the exception of the interface circuitry itself, all the board's load (logic, processors, modules, etc) derives power from the back-end planes. Consequently, the majority of the bulk capacitance is also on these planes. The in-line FETs on each supply function as switches for the back-end power, and transition to a low-impedance supply path once a board is fully seated and enabled, until such time as it is extracted. Low ohmic-value sense resistors between each input and pass MOSFET feed back current information to the device. The TPS2346 uses load current sensing along with the peripheral slot enable command,  $\overline{\text{ENABLE}}$ , to determine the appropriate gate drive status for each of the four MOSFETs. In this manner, the device provides for the controlled application of power to and removal from the back-end planes.

The TPS2346 derives its VCC power from the 5.15–V supply; however, the absence of any one of the supplies, including the VCC supply, causes the device to maintain pull-downs on the four gate pins, keeping the pass MOSFETs off. A pull-up on the  $\overline{\text{ENABLE}}$  pin, which should be provided on-board, also keeps the gate outputs off even after all supply voltages are present. Once the plug-in is powered, a system-generated logic low signal on the  $\overline{\text{ENABLE}}$  input starts the turn-on of power to the back-end loads.

During a ramp-up sequence, the four supply inputs are validated against the pre-programmed undervoltage (UV) and overvoltage (OV) thresholds. As each positive voltage load is enabled, current to the load is ramped at a user-programmable rate, easily set by a capacitor on the current ramp control pin, IRAMP. The supplies are sequenced up in the following order: 5.15-V, 5-V, 3.3-V and –5.2-V. The ramp of supply current on each channel is limited to a maximum value, herein referred to as IMAX. The IMAX limit is individually selectable for each channel, by selecting the appropriate value of the sense resistor. If the IMAX current level is attained on any channel during an insertion, charging of that channel's input bulk capacitance completes at that current limit, as required.

## functional overview (continued)

As each back-end voltage is ramped, its level is validated to ensure it is within the established UV and OV tolerances at the expiration of a programmable time period, protecting against start-up into faulted loads. The same capacitor at the IRAMP pin which sets the current ramp rate is also used to establish this ramp-up time limit. If all four supplies successfully reach a known good state, the  $\overline{\text{PG}}$  output signal is pulled low to allow enumeration of the add-in card.

To protect the backplane power bus, the TPS2346 provides an electronic circuit breaker that trips upon detecting an overcurrent event. The detection threshold of an overcurrent event is internally set to approximately two times (2x) I<sub>MAX</sub>. The –5.2-V channel also includes a circuit breaker function; its trip threshold is always a minimum of 50 mV above the current-limit sense voltage. If any channel trips the circuit breaker, all supply outputs are rapidly turned off, and remain latched off. Also, the  $\overline{\text{PG}}$  output becomes high-impedance. The TPS2346 can be reset by cycling either the  $\overline{\text{ENABLE}}$  input or power to the device.


The low, 20-mV (150 mV on the –5.2-V channel) nominal sense voltage limit allows the use of low-value sense resistors, or for high-current applications, the use of PC board copper trace. This helps minimize the insertion loss across the hot swap interface. Further insertion loss reduction is achieved via the on-chip charge pump, which ensures maximum gate overdrive on each of the three external pass MOSFETs on the positive supply channels. This feature helps users obtain lower R<sub>DS(on)</sub> characteristics with their preferred N-channel MOSFETs.

Under a normal PC board shutdown event, the TPS2346 also turns off power in a controlled manner. To initiate a shutdown,  $\overline{\text{ENABLE}}$  is brought to a logic high during a healthy supply state (outputs on and no faults present). The supply outputs are then sequentially ramped off in the reverse order of the ramp-up sequence. After all supply outputs are off, the TPS2346 goes into a low-current sleep mode.



**detailed description**

The primary circuit blocks of the TPS2346 include internal supply generation, a charge pump, a state machine, programmable ramp generator, precharge circuitry, and a ROM data cell. In addition, each of the four channels contains a gate control block which includes the linear control amplifier (LCA), programmable current source, and the voltage sense circuitry (see Figure 1). The gate drive blocks are virtually identical, except that the Channel 4 block, controlling the negative voltage channel, adds some scaling and level shift circuitry to adjust the polarity of the sense signals to that of the internal circuitry.



**Figure 1. TPS2346 block diagram**

The supply generation block contains voltage regulators and references to generate the various bias voltages used internally by the TPS2346. An undervoltage lockout (UVLO) function is used to ensure proper device turn-on once the VIN1 input has attained the UVLO threshold of about 2.5 V. In addition, an on-chip charge pump steps up the VIN1 input to generate the high voltage used by the LCAs to drive the pass MOSFET gates. Burst regulation of the charge pump limits the output to about 20.5 V (peak), with about a 1-V hysteresis. During steady-state load operation, sufficient gate overdrive is ensured to fully enhance the external MOSFETs, while not exceeding the typical 20-V  $V_{GS}$  rating of common N-channel MOSFETs.

The state machine block contains the logic to control the ramp-up and ramp-down sequencing, ramp generator operation, and fault management. It uses voltage and current monitor outputs, along with the device enable status and programmed order information to determine which channel is to be acted on, whether ramp-up, ramp-down or steady-state operation is required, and the present healthy or faulted states of the back-end supplies. A nominal 100- $\mu$ S digital filter is applied to the  $\overline{\text{ENABLE}}$  input to help protect against false triggering in systems not implementing hardware connection control. The filter acts on both high-to-low and low-to-high transitions of the enable input.

**detailed description (continued)**

The ramp generator consists of a series of multiplexers feeding a digital-to-analog converter (DAC) circuit which sets the magnitude of an internal current source. When active, the current source is used to establish a constant value source or sink current at the IRAMP pin. This current is used to alternately charge and discharge a capacitor connected between IRAMP and ground, generating a series of sawtooth timing pulses. During turn-on of the back-end voltages, the capacitor is charged with a 58- $\mu$ A current, then subsequently discharged with a 1.8- $\mu$ A load. A comparator in the ramp generator circuit monitors the IRAMP voltage against two alternating thresholds, such that the voltage charges up to 1.5 V and back down to 0 V. During the rising edge of this waveform, the voltage at IRAMP is used to develop the reference threshold at the inverting input of the active channel's LCA. The other input is connected to the channel's current sense (CSx) input. The LCA slews the GATEx output to maintain the CSx pin at the reference value. Since the CSx voltage is developed as the drop across the external sense resistor due to load current, the current to the load is therefore ramped at a linear rate set by the  $dV/dt$  on the IRAMP pin. Therefore, inrush slew rate limiting is easily programmed by the user with the IRAMP capacitor,  $C_{IRAMP}$ . For Channel 4, internal device offsets may cause the inrush profile to deviate from the programmed curve, particularly at initial turn-on. However, the maximum sourcing limit imposed by the VMAX4 threshold still applies.


During a load turn-on, the current sense voltage, if required in order to fully charge the back-end plane, can track the IRAMP waveform up to approximately 1.35 V on the IRAMP pin. If the charging current achieves that level, the LCA reference is switched automatically to the fixed IMAX reference. Load charging then continues at that fixed level until complete or until timer expiration, whichever occurs first. For Channels 1, 2 and 3, the IMAX level has been set to 20 mV at the CSx pin, referenced to VINx. For Channel 4, the IMAX level is 150 mV.

The precharge circuitry is powered from the VIN2 supply input. Therefore, when the 5-V supply and GND pins mate during an insertion, or until they break contact during an extraction, the precharge actively biases the bus signal lines to 1.0 V. The precharge block consists of a 1-V reference generator and a unity gain amplifier. The amplifier provides source and sink capability up to 5 mA.

The ROM data cell sets the configuration information for the TPS2346. These parameters include the order of channel sequencing, the magnitude of the charge and discharge currents at IRAMP, and the nominal voltage range of each channel. This information is all pre-programmed at the factory; no programming by the user is necessary.

## detailed description (continued)

The basic functional blocks of the LCA/voltage sense circuits is shown in greater detail in Figure 2. The LCA has as its inputs the reference voltage generated by the current sources, and the current sense input. During a supply turn-on, it slews the pass MOSFET gate to force the load current to track the selected source. After load charging completes, and the current decays to the nominal operating level, the LCA drives the GATE<sub>x</sub> output to its input supply level, the charge pump output voltage.



UDG-02004


**Figure 2. Linear Control Amplifier Block**

The supply voltage is monitored by the undervoltage (UV) and overvoltage (OV) comparators. A voltage multiplexer (MUX) selects from either the input supply voltage (VIN<sub>x</sub>) or the load voltage (VS<sub>x</sub>), and provides that signal to the comparator inputs. Once the Channel 1 supply is above the UVLO threshold, and the  $\overline{\text{ENABLE}}$  input has been pulled low, but prior to the ramp-up of the first channel, the comparators monitor the input supplies. Any supply outside its UV/OV window causes all pass MOSFETs to be held off. If all inputs are within tolerance, a ramp-up sequence can start, at which time the comparator inputs are switched over to the load, or VS<sub>x</sub>, voltages. Within the state machine, monitoring of the ORed status of the UV and OV comparators of any channel is enabled at the turn-on of the next channel, or approximately at the leading edge of the next IRAMP pulse.

Finally, a fast overcurrent comparator (OCA in the diagram) also monitors the CS<sub>x</sub> input. This comparator threshold is set to approximately 2 times the current limit threshold, ( $2 \times \text{IMAX}$ ) for the three positive supplies. In the event of a short-circuit or other fast overcurrent event, the OCA trips, disabling the LCA, and causing additional gate discharge paths to be turned on for a rapid shutdown of the loads.


A 1- $\mu\text{s}$  to 2- $\mu\text{s}$  filter is applied to all overcurrent and voltage faults to guard against nuisance trips. If the duration of a fault condition on any one channel exceeds the filter length, the fault is latched, the open-drain device at the  $\overline{\text{PG}}$  output is turned off, and all four channels are shut down.

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS


LOAD CURRENT LINEAR RAMP  
EXAMPLE: 5.15-V LOAD



t – Time – 1 ms/div

Figure 5

START-UP INTO A SHORT  
ON 3.3 V LOAD



t – Time – 50 ms/div

Figure 6

UNDERVOLTAGE FAULT RESPONSE  
5-V CHANNEL




Figure 7

HIGH LEVEL OUTPUT VOLTAGE  
vs  
AMBIENT TEMPERATURE, LCA1












Figure 8

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS





TYPICAL CHARACTERISTICS




Figure 17




Figure 18

APPLICATION INFORMATION

The connections to set up the TPS2346 for operation in an ONET plug-in are shown in the typical application diagram. The TPS2346 works in conjunction with four external N-channel MOSFETs to provide isolation of the back-end power planes when disabled, and to provide a low-impedance power path when the load voltages are at the full-input dc potential. For proper operation, each channel of the device must be connected to the appropriate supply as listed in Table 1.

Table 1. TPS2346 Channel to Back-Plane Supply Connections

TPS2346 CHANNEL	BACKPLANE SUPPLY
1	5.15 V
2	5 V
3	3.3 V
4	-5.2 V

---

## APPLICATION INFORMATION

The TPS2346 is shown in the typical application diagram being used in conjunction with a connector providing three levels of pin staging. Although not an absolute requirement for device operation, pin staging provides several benefits to the overall performance of the hot swap circuit. In order to use the precharge function provided by the TPS2346, a minimum of two levels of staging is needed. The precharge supply is derived from the 5-V supply input (VIN2); therefore, this supply must be present at some time before the board's bus lines make contact with the backplane address/data bus in order to allow precharge before mating. A second benefit of pin staging is it provides a mechanism for current-limited charging of the early power planes. Early power is any plane which is on the unswitched side of the hot swap interface. Parasitic capacitance associated with the interconnect system and the PCB planes, along with any bypass capacitance of the interface devices (e.g., the hot swap controller, bus switches, the bridge device) appears on the input side of the connection hardware. Therefore, it can still induce current spikes during hot swap even though the bulk capacitance is isolated. If longer power pins are provided by the connector, they can be used for charging this smaller input capacitance via simple resistive limiting. The resistors are subsequently bypassed when shorter power pins mate to establish the low impedance power connection.

Finally, if a third level of staging is implemented, one of the shortest pins should be assigned to the  $\overline{\text{ENABLE}}$  input, as shown in the diagram. This helps ensure that all four supply voltages are stabilized at the controller inputs before the  $\overline{\text{ENABLE}}$  can be asserted. It also allows this input to be grounded on the backplane in systems not implementing individual slot control of plug-in electrical connection status.

Sense resistors R1 through R4 connect between the VINx and CSx pins of their respective supplies, and provide load current magnitude information to the TPS2346. To turn on the negative voltage channel, the device pulls the gate of MOSFET Q4 towards ground potential. Resistor R5 provides a gate pull down when the LCA turns off, as the Channel 4 LCA does not drive to the negative rail.


Resistor R7 provides a pull-up on the  $\overline{\text{ENABLE}}$  pin. This should be provided on-board, so that it is present regardless of the connection status of this pin during hot swap events. Resistor R6 provides a pull-up on the open-drain  $\overline{\text{PG}}$  signal; a 10-k $\Omega$  resistor should suffice for this function. These two pull-ups are shown connected to the early 5.15-V supply; they could conceivably be connected to any of the positive early plane voltages. For most reliable operation, R7 should be connected to any of the earliest power pins, if pin timing is established via a staged-pin connector; otherwise, it should be tied to VIN1 as shown.

A capacitor with a value between 0.1  $\mu\text{F}$  and 1  $\mu\text{F}$  (C3 in the diagram) is required between the CPUMP pin and ground. This capacitor provides charge storage for the on-board charge pump. A 0.1- $\mu\text{F}$  ceramic is sufficient for most applications.

### ramp-up sequence

A successful ramp-up of the four back-end supplies consists of five pulses on the TPS2346 IRAMP pin. One load voltage is ramped up during each of the first four IRAMP pulses. The fifth pulse enables the fault logic of the last channel to turn on (Channel 4). This is shown graphically in Figure 19.

## APPLICATION INFORMATION



- t0:  $\overline{\text{ENABLE}}$  input brought low to initiate a turn-on sequence.  
t1: Channel 1 (5.15V) gate enabled; IRAMP capacitor starts charging with slow turn-on clamp. Slow charging of load voltage (back-end 5.15V) begins.  
t2: Slow turn-on period ends; linear ramp of current to the load begins.  
t3: Constant di/dt period ends; load voltage ramping continues at IMAX rate.  
t4: Back-End 5.15 V reaches input DC potential.  
t5: Channel 2 (5V) gate is enabled. Slow charging of load voltage (back-end 5V) begins. Fault monitoring on Ch. 1 enabled.  
t6: Slow turn-on period ends; linear ramp of current to load begins.  
t7: Constant di/dt period ends. Load voltage ramping continues at IMAX rate.  
t8: Back-End 5V reaches input DC potential.  
t9: Channel 3 (3.3V) gate is enabled. Slow charging of load voltage (back-end 3.3V) begins. Fault monitoring on Ch. 2 enabled.  
t10: Slow turn-on period ends; linear ramp of current to the load begins.  
t11: Constant di/dt period ends. Load voltage ramping continues at IMAX rate.  
t12: Back-End 3.3V reaches input DC potential.  
t13: Channel 4 (-5.2V) gate is enabled. Slow charging of load voltage (back-end -5.2V) begins. Fault monitoring on Ch. 3 enabled.  
t14: Slow turn-on period ends; linear ramp of current to load begins.  
t15: Constant di/dt period ends; load voltage ramping continues at IMAX rate.  
t16: Back-end -5.2 V reaches input DC potential.  
t17: Channel 4 UV/OV fault enable pulse.  
t18: PG output pulled low.

Figure 19. TPS2346 Ramp-Up Sequence

---

## APPLICATION INFORMATION


A turn-on sequence is initiated when the  $\overline{\text{ENABLE}}$  input is brought low (less than 0.8 V), assuming that all four input supplies (at the VINx pins) are within their UV/OV tolerance windows. A voltage fault at any input supply causes all loads to be held off. When  $\overline{\text{ENABLE}}$  is asserted, the Channel 1 amplifier is enabled, and a 58- $\mu\text{A}$  current source begins charging the IRAMP capacitor to generate the first IRAMP pulse. During the linear rising edge portion of the IRAMP waveform, current is linearly ramped to the 5.15-V back-end plane. Once the voltage at IRAMP reaches 1.5 V, the source is replaced with a 1.8- $\mu\text{A}$  sink that discharges IRAMP to 0 V. During this discharge period, load charging current, if still required, is limited to I<sub>MAX</sub>, the current sense voltage (V<sub>MAX</sub>) divided by the sense resistor value, R<sub>SNSx</sub>, or I<sub>MAXx</sub> = V<sub>MAXx</sub> / R<sub>SNSx</sub>, where “x” refers to any of the four channels.

At the completion of the first pulse on IRAMP, the TPS2346 moves to the second voltage to be ramped up, Channel 2, enables its LCA and begins generating the second pulse in the IRAMP train. At this time, fault monitoring is enabled on the Channel 1 output. Therefore, if Channel 1 has failed to attain at least the undervoltage threshold potential, a fault is detected, any active channels turned off, and the turn-on sequence aborted. In this manner, the maximum time allowed for ramp-up of any of the channels is the duration of one (1) IRAMP pulse. This protects against indefinite sourcing into faulted loads. The TPS2346 latches off in response to faults, and can be reset either by toggling the  $\overline{\text{ENABLE}}$  input high and then low again, or by cycling power to the device.

After the Channel 2 ramp pulse, the back-end planes for Channel 3 and Channel 4 are ramped up in similar fashion. Channel 2 fault detection is enabled at the start of the Channel 3 ramp pulse, and so on. Once all four supplies are ramped up, Channel 4 fault detection is enabled on the fifth IRAMP pulse. This last pulse is of relatively short duration, as charge and discharge currents of approximately 256  $\mu\text{A}$  are selected for the UV/OV4 enable pulse. If all four channels reach a known good state, the  $\overline{\text{PG}}$  output is asserted low.

Each load current waveform, at load turn-on, may have up to three distinct periods, as shown in Figure 20. Initially after being enabled, the ramp generator output voltage is clamped to less than 100 mV. This results in a corresponding clamp on load current of about 7% of the programmed I<sub>MAX</sub> value (with some variance due to internal device offset). This temporary limit applies during approximately the first 500  $\mu\text{s}$  of output ramping time. The purpose of this slow ramp period is to ensure the LCA is pulled out of saturation, and is closely tracking the CS input, prior to enabling fast charging of the load. During this time, appreciable ramping of the back-end voltage may or may not occur, depending on a number of factors including the I<sub>MAX</sub> value, the amount of bulk capacitance on the load, and the magnitude and polarity of inherent offsets in the current control loop.

APPLICATION INFORMATION



UDG-02005

Figure 20. Load Current at Startup

Once the slow ramp period has expired, the clamp is removed, and the IRAMP voltage continues to ramp up at a constant rate of:

$$\frac{I_O}{C_{IRAMP}} = \frac{58 \mu A}{C_{IRAMP}}$$

Since the linear amplifier acts to maintain equal voltages at its inputs (see Figure 2), it slews the GATEx output such that the CSx voltage tracks the internally generated reference at its inverting input. Therefore, the linear voltage ramp at the IRAMP pin results in a linear current ramp to the three positive loads.

## APPLICATION INFORMATION

The LCA reference ramp tracks the IRAMP pin voltage up to a level of  $V_{O(IRAMP)} \cong 1.35$  V. This corresponds to the maximum sense voltage ( $V_{INx} - CSx$ ) of 20 mV (150 mV for Channel 4). If charging of the load input bulk capacitance completes during the constant di/dt section of channel turn-on (the set of dashed lines in Figure 20), the load current decays to the steady-state operating level. With decreasing load current, the CSx input is pulled to the  $V_{INx}$  potential, and the pass MOSFET gate is driven to the LCA supply rail, fully enhancing the external MOSFET. However, under certain combinations of bulk capacitance, I<sub>MAX</sub>, and inrush di/dt relative values, the current ramp may reach the I<sub>MAX</sub> limit. The variable current source is switched out for the constant current source which sets the V<sub>MAX</sub> reference level (see Figure 2). This defines the third stage of the load current waveform. Load voltage ramping completes at the I<sub>MAX</sub> level, as shown by the set of solid lines in Figure 20. Again, once the current demand rolls off, the LCA drives the pass MOSFET gate high to fully enhance the MOSFET.

### ramp-down sequence

A normal shutdown sequence occurs when the  $\overline{ENABLE}$  input is brought high (greater than 2 V) with the output supplies in a healthy state (no overvoltage, undervoltage or overcurrent faults).  $\overline{PG}$  is deasserted and the back-end voltages are sequenced off in the reverse order of turn on: -5.2-V, 3.3-V, 5-V and 5.15-V (Channel 4, Channel 3, Channel 2 and then Channel 1). The turn off is also controlled by five pulses at the IRAMP pin. The first pulse, which is of short duration, disables the voltage fault monitoring on Channel 4 (-5.2 V). Starting with the second pulse, each supply is turned off in order. At the start of each pulse at IRAMP, voltage fault monitoring is disabled for the next successive channel to be turned off. The IRAMP capacitor is charged rapidly, up to the 1.5-V threshold, at which point the variable current source in the LCA block is reselected to generate the current limit reference. At the same time, the charging source at IRAMP is replaced with a 58- $\mu$ A discharge load, such that the IRAMP capacitor is discharged at the same rate used for di/dt control during turn on. This causes the current limit to decrease linearly, so that available load current is forced off no faster than the falling edge at IRAMP. The LCA is disabled, and additional pull-downs applied to the GATE<sub>x</sub> pin, when either the output voltage has decayed to less than 0.9 V, or the IRAMP waveform has decayed to approximately 0.1 V. Under conditions of light loading during turn off, the bulk capacitance may hold up the back-end voltage even after the MOSFET switch is turned off. In this situation, the TPS2346 waits for load discharge to less than 0.9 V prior to proceeding to the next channel. Channel 4 is the exception to this operation; the VS<sub>4</sub> status is not monitored during turn off, and the device sequences to Channel 3 turn-off once the second IRAMP pulse ends.

### setting the sense resistor values

Due to the current limiting operation of the internal LCAs, the maximum allowable load current for the application is easily programmed by selecting the appropriate value sense resistors. The LCA acts to limit the CS<sub>x</sub> voltage (relative to  $V_{INx}$ ) to the internal reference, which during steady-state operation is V<sub>MAX</sub>. Therefore, a sense resistor for each channel can be calculated from equation (1).

$$R_{SNSx} = \frac{V_{MAXx}}{I_{MAXx}} \quad (1)$$

where

$R_{SNSx}$  is the the sense resistor value for Channel x,

$V_{MAXx}$  is the I<sub>MAX</sub> sense voltage limit, and

$I_{MAXx}$  is the Channel x maximum load current.

---

**APPLICATION INFORMATION**

When setting the current limits, it is important to consider the device minimum that may be imposed by the TPS2346. Using the values given in the electrical tables, equations (2) and (3) follow from equation (1).

For Channels 1, 2 and 3:

$$R_{\text{SNS}x} = \frac{16 \text{ mV}}{\text{IMAX}x} \quad (2)$$

where:

$$x = 1, 2 \text{ or } 3.$$

For Channel 4:

$$R_{\text{SNS}4} = \frac{75 \text{ mV}}{\text{IMAX}4} \quad (3)$$

To ensure proper operation across the range of anticipated load currents on each channel, the maximum load under normal operating conditions must also be considered. To avoid current-limit operation during steady-state loading, the IMAX level must be set above the expected load. For example, if the 5-V (Channel 2) and 3.3-V (Channel 3) supplies of the typical application diagram each need to deliver up to 7.5 A, and a 500-mA margin is desired, using equation (2) yields:

$$R2 = R3 = \frac{16 \text{ mV}}{8 \text{ A}} = 2 \text{ m}\Omega$$

Similarly, for up to 5-A capability on Channel 1, equation (2) indicates  $R1 \cong 3 \text{ m}\Omega$ . Setting  $R4 = 200 \text{ m}\Omega$ , provides some margin over a 250 mA load.

**setting the inrush slew rate**

The TPS2346 is easily programmed for the desired maximum current slew rate during turn-on and turn-off events. A single capacitor at the IRAMP pin (C2 in the diagram) controls the di/dt for all three positive channels. Once the sense resistor values have been established, the value for  $C_{\text{IRAMP}i}$  in microfarads, can be determined from equation (4).

For Channels 1, 2, and 3:

$$C_{\text{IRAMP}x} = \frac{68}{67.5 \times R_{\text{SNS}x} \times \left(\frac{di}{dt}\right)_x} \quad (4)$$

where:

$C_{\text{IRAMP}x}$  = the capacitor value indicated to achieve the  $(di/dt)_x$  limit value,

$R_{\text{SNS}x}$  = sense resistor in ohms and

$(di/dt)_x$  = the maximum di/dt rate, in amps/second.

## APPLICATION INFORMATION

To complete the design of the power interface for the plug-in shown in the typical application diagram, assume that a maximum slew rate of 1.5 A/ms is specified for each of the three positive-voltage loads. A value for capacitor C2 must still be determined. Inspection of equation (4) indicates that, given the same di/dt requirement on all supplies, the supply channel(s) with the lowest-value sense resistor dictates the minimum value for the IRAMP capacitor. Therefore, the 5-V and 3.3-V supplies are suggested in this case for obtaining an initial estimate for C<sub>IRAMP</sub>. Using the associated values, equation (4) produces the result shown in equation (5).

$$C_{IRAMP2,3} = \frac{68}{67.5 \times (0.002 \Omega) \times (1500 \text{ A/s})} \cong 0.336 \mu\text{F} \quad (5)$$

A value of 0.33 μF can be used, or the next available standard value of 0.39 μF provides some margin for capacitor and sense-resistor tolerances. In either case, equation (4) can be rewritten as equation (6), which is used here to verify that the 5.15-V slew rate is still within specification.

$$(di/dt)_x = \frac{68}{67.5 \times R_{SNSx} \times C_{IRAMPx}} \quad (6)$$

where:

R<sub>SNSx</sub> is in ohms,

C<sub>IRAMPx</sub> is the value suggested by equation (5) in microfarads, and

(di/dt)<sub>x</sub> is given in amps/second.

For a C<sub>IRAMP</sub> of 0.39 μF, the maximum di/dt for the 5.15-V supply is approximately 860 mA/ms which is well within the example requirement.

### protection against faulted loads

The TPS2346 allows the time period of one IRAMP pulse for each back-end plane's voltage to ramp-up to its minimum level. After this delay period, the device latches off if an undervoltage fault is subsequently detected. This nominal delay time, t<sub>TIMER</sub>, is set by the constant-current charging and subsequent discharging of C<sub>IRAMP</sub>, and is therefore determined from equation (7).

$$t_{TIMER} = C_{IRAMP} \times 1.4 \times \left( \frac{1}{58} + \frac{1}{1.8} \right) \quad (7)$$

where:

C<sub>IRAMP</sub> is in microfarads.

The resultant fault timer period should be sufficient for most applications; however, it is good design practice to verify that the delay is long enough for each load.



## APPLICATION INFORMATION

Due to the potential three-phase nature of the load current ramp (refer to Figure 20), the increasing load voltage may also have three distinct periods. The first phase is during the slow turn-on period at the start of each IRAMP cycle. Depending on a number of factors, significant voltage ramping may or may not occur during this time. For verification of the fault timeout delay, the worst case situation is no appreciable load charging (i.e., a longer overall charge time); therefore it is assumed that no voltage ramp occurs here.

The next phase is the linear load current ramp period. For any device channel x, if the I<sub>MAX</sub> level is not reached while charging a given load capacitor of C<sub>Lx</sub>, then the time to reach the input dc level, V<sub>INx</sub>, is estimated by equation (8).

$$t_{SSx} = \sqrt{\frac{2 \times C_{Lx} \times C_{IRAMP} \times K_X \times R_{SNSx} \times V_{INx}}{58 \mu A}} \quad (8)$$

where:

K<sub>X</sub> = 67.5 for Channels 1, 2, and 3, and

K<sub>X</sub> = 7.5 for Channel 4.

For example, assuming the 5-V back-end plane in this application has 220-μF bulk capacitance, the anticipated typical ramp-up time is about 1.41 ms.

During inrush slewing, the load current ramp tracks the voltage ramp on the IRAMP capacitor, up to a voltage of about 1.35 V on the IRAMP pin. Therefore, the time duration of this ramp activity, t<sub>IRAMP</sub>, is given by equation (9).

$$t_{IRAMP} = \frac{C_{IRAMP} \times (1.25 \text{ V})}{58} \quad (9)$$

where:

C<sub>IRAMP</sub> is in microfarads.

If, for any channel, the time for soft-start charging of the load voltage is greater than the current ramp period, (t<sub>SSx</sub> > t<sub>IRAMP</sub>), back-end plane ramp-up completes at the dc I<sub>MAX</sub> level. In this case, the following procedure can be used to estimate load ramp-up time.

First, equation (10) is used to determine the load voltage level, v<sub>Lx</sub>(t), attained during the current ramp period.

$$v_{Lx}(t_{IRAMP}) = \frac{58 \mu A}{2 \times C_{Lx} \times C_{IRAMP} \times K_X \times R_{SNSx}} \times (t_{IRAMP})^2 \quad (10)$$

Once this voltage level is known, it can be used to estimate the additional charging time required at constant current to reach the input dc potential, t<sub>CCx</sub>. This time is calculated from equation (11).

$$t_{CCx} = \frac{C_{Lx} \times (V_{INx} - v_{Lx}(t_{IRAMP}))}{I_{MAXx}} \quad (11)$$

The sum of t<sub>IRAMP</sub> and t<sub>CCx</sub> can then be used to estimate the total load ramp-up time for Channel x.

---

## APPLICATION INFORMATION

### precharge circuit

The precharge pin generates a 1-V bias voltage intended to be used for precharging the bus signals during hot swap. The pin's output stage has both source and sink capability, enabling it to pull lines up from 0 V or down from the I/O supply potential as needed. In typical implementations, each I/O line requiring precharge is isolated from the PRECHG source with a biasing resistor,  $R_P$  in the typical application diagram. Common values for  $R_P$  range from 10 k $\Omega$  to 50 k $\Omega$ . However, a number of factors influence precharge resistor value, including the number of lines requiring precharge, the parasitic capacitance associated with each line (both stub and I/O device), the precharge rate needed, and the system requirements for high- and low-level input current ( $I_{IH}$ ,  $I_{IL}$ ) on each I/O line. Several manufacturers offer integrated bus switches useful for precharge disconnect wherever input current is an issue.

A stub resistor ( $R_8$ ) is also shown, which is inserted in each I/O line to provide some series damping. Typical stub resistor value is 10  $\Omega$ , and it should be placed close to the connector.

### protecting ICs from voltage transients

Parasitic inductance associated with the power distribution network can cause large voltage spikes on the supply rails if the current is suddenly interrupted by the TPS2346 during a fault condition. Since the absolute maximum voltage rating of the device is 15 V, there should be sufficient margin from the supply nominal values to prevent damage. However, it may be necessary in certain applications to protect either the TPS2346 or other low-voltage devices connected directly to the plug-in's input rails. There are several techniques that may be used to improve the transient performance of the plug-in and host system.

- As a general rule, always use dedicated PCB planes for the power supply and ground nodes, and maximize the trace width of high-current runs. This minimizes the parasitic inductance of the power distribution network. This is recommended on both the backplane and plug-in modules.
- Add small-value capacitors to the supply pins of devices needing protection from transients, connected to ground. To reduce inrush, these capacitors should be 0.1  $\mu$ F or less. For this function, higher ESR capacitors are actually preferable to low-ESR capacitors, as they provide some RC damping against high-frequency ringing of the supply voltage. As these capacitors generally reside on the input (non-isolated) side of a plug-in module, ESR also limits inrush current generated by the added capacitance.
- In some cases, it may be necessary to add a resistor in series with the input capacitor to improve the damping response of the circuit. Generally, this is a low-value resistor of about 10  $\Omega$  or less.
- Clamp the voltage at sensitive IC supply pins with a Zener diode. The maximum breakdown of these protection devices must be less than the absolute maximum rating of the device being protected. If possible, select a clamp which is inactive during normal steady-state operation of the module to minimize or eliminate power dissipation in the protection circuitry. For example, if the VIN1 or VIN2 pins of the TPS2346 require protection, a 6.8 V, 6% Zener (e.g., BZX84C series) clamps spikes well below the 15-V threshold, but is off when the supplies are at nominal levels. In addition, even with worst-case tolerances and accounting for some temperature coefficient, this device should not inhibit the OV detection function of the TPS2346 on these rails.
- Place any protection devices, capacitors or diodes, close to the device being protected, with short trace lengths back to the  $V_{CC}/V_{DD}$  and GND pins.

---

## APPLICATION INFORMATION

### layout considerations

To optimize the performance of the TPS2346, care should be taken to use good layout practice with the parts placement and etch routing of the hot swap circuit components. This includes any protection devices as well as the sense and pass elements. Protection devices should be located close to the hot swap controller, and trace-lengths back to their respective pins kept to a minimum. If a decoupling capacitor is used on the VIN1 supply, it also should be placed close to the part.


Mount the charge pump reservoir capacitor (C6 in the application diagram) close to the TPS2346, with minimal trace lengths back to the CPUMP and CPGND pins.

For proper operation, the three ground pins of the TPS2346 must be connected together near the device. The ground leads of the ramp and charge pump capacitors, protection diodes, and any decoupling capacitors should also tie into this node close to the part. This junction should be routed separately back to the J1 connector, where it can tie into the PCB GND node, as opposed to tying into the ground plane elsewhere in the high-current return path.

Use wide traces when connecting the sense resistors and power FETs into their respective current paths. When feeding these connections through from an internal power plane, use multiple vias to reduce the overall impedance of the current path. This helps reduce insertion loss across the hot swap interface, and improve the thermal performance of the PCB. Additional copper plane used on the land patterns of these devices can significantly reduce their thermal impedance, reducing temperature rise in the module and improving overall reliability of the power devices.

Connections to the sense resistors for the VINx and CSx device pins should be made with good Kelvin connections to optimize the accuracy of the current-limit thresholds and slew-rate control. This is especially important on high-current supplies. When typical load levels on these supplies are high, board trace resistance between elements in the supply current paths becomes significant. The two sense traces for each supply should connect symmetrically to the sense resistor land pattern, in close proximity to the element leads, and not upstream or downstream from the device. Trace routing back to the TPS2346 should be fairly well balanced. Figure 22 illustrates two recommendations for the current sense layout.

APPLICATION INFORMATION



\*Additional details omitted for clarity

UDG-02014

Figure 21. Recommended Layout for SMD Chip-Sense Resistor for 5-V Rail

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

### Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265