



# 1.5-A, LOW V<sub>I</sub> HIGH EFFICIENCY STEP-DOWN CONVERTER

## **FEATURES**

NSTRUMENTS www.ti.com

- 1.8-V to 3.8-V Input Voltage Range
- Up to 96% High Efficiency Synchronous Step-Down Converter
- 1.5-MHz Fixed Frequency PWM Operation
- 1% Output Voltage Accuracy in Fixed Frequency PWM Mode
- Power Save Mode Operation for High Efficiency Over the Entire Load Current Range
- 22-µA Quiescent Current
- Fixed and Adjustable Output Voltage
- Output Voltage Tracking (OVT) for Reliable Sequencing
- Available in a 10-Pin QFN (3 x 3 mm) Package

## **APPLICATIONS**

- Portable Devices (Mobile Phone, PDA)
- 2-Cell NiMHd/Alkaline Applications
- Hard Disc Drives
- Point-Of-Load Regulation
- Notebook Computers
- WiMAX and WLAN Applications



The TPS62510 family are high-efficiency step-down converters targeted for operation from a 1.8-V to 3.8-V input voltage rail, ideally suited for 2-cell Alkaline or NiMHd applications. The TPS62510 is also ideal as a point-of-load regulator running from a fixed 3.3-V, 2.5-V or 1.8-V input voltage rail. The converter operates in fixed frequency PWM mode switching at 1.5 MHz with the MODE pin high. Pulling the MODE pin low enables the high efficiency mode. In high efficiency mode, the device operates with a 1.5 MHz fixed frequency PWM at nominal load current, and automatically enters the Power Save Mode at light load currents. For maximum system reliability, the converter features Output Voltage Tracking using the OVT pin to allow sequencing, and to allow for the output voltage to track an external voltage applied to this pin.




Figure 1. Typical Application




Figure 2. Efficiency vs Load Current

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Texas **IRUMENTS** www.ti.com

#### **ORDERING INFORMATION**

T <sub>A</sub>	VOLTAGE OPTION	PACKAGE MARKING		
-40°C to 85°C	Adjustable	TPS62510DRC	BQA	
	Fixed <sup>(2)</sup>			

- For the most current package and ordering information, see the Package Option Addendum at the end (1) of this document, or see the TI Web site at www.ti.com.
- Contact the local sales office for fixed output voltage options. (2)

## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		VALUE	UNIT
Vs	Supply voltage at PVIN, AVIN	–0.3 to 4	V
	Voltage at EN, MODE, OVT, FB, PG <sup>(2)</sup>	–0.3 to 4	V
	Voltage at SW <sup>(2)</sup>	-0.3 to V <sub>I</sub> + 0.3	V
	Continuous total power dissipation	See the Dissinction D	ating Table
	Continuous Power Dissipation	See the Dissipation R	aling Table
TJ	Operating junction temperature range	-40 to 150	°C
T <sub>stg</sub>	Storage temperature,	-65 to 150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

## **DISSIPATION RATINGS**<sup>(1)</sup>

PACKAGE	RTH <sub>JA</sub>	T <sub>A</sub> = 25°C POWER RATING	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
DRC	50 °C/W	2 W	1.1 W	0.8 W

(1) See the electrical graphs regarding power dissipation.

## **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VI	Input voltage range on pins PVIN and AVIN	1.8		3.8	V
Vo	Output voltage range	0.6		VI	V
I <sub>O</sub>	Output current, $V_1 = 1.8$ V to 3.6 V			1500	mA
L	Inductor value		2.2		μH
CI	Input capacitor value <sup>(1)</sup>		10		μF
Co	Output capacitance value <sup>(1)</sup>		22		μF
T <sub>A</sub>	Operating ambient temperature	-40		85	°C
TJ	Operating junction temperature	-40		125	°C

(1) See the application section for more information.

## **ELECTRICAL CHARACTERISTICS**


VIN = 3.3 V, OVT = EN = VIN, MODE = GND,  $T_A = -40^{\circ}C$  to 85°C, typical values are at  $T_A = 25^{\circ}C$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPL	Y CURRENT	- F					
VI	Input voltage range		1.8		3.8	V	
I <sub>(q)</sub>	Power Save Mode quiescent current AVIN + PVIN						
	PWM Mode quiescent current into AVIN	MODE = high		4.4	5	mA	
I <sub>(SD)</sub>	Shutdown current into PVIN + AVIN	EN = low, SW = GND		0.1	5	μΑ	
UVLO	Undervoltage lockout threshold on AVIN	V <sub>(AVIN)</sub> falling <sup>(1)</sup>		1.55	1.58	V	
	Undervoltage lockout hysteresis			150		mV	
т	Thermal shutdown threshold	Increasing junction temperature		160		°C	
T <sub>(SD)</sub>	Thermal shutdown hysteresis			20		°C	
CONTR	OL SIGNALS EN, MODE						
V <sub>IH</sub>	High level input voltage	$-V_1 = 1.8 \text{ V to } 3.8 \text{ V}$	1.2			V	
VIL	Low level input voltage	VI = 1.0 V 10 5.0 V			0.4	V	
I <sub>IB</sub>	Input bias current			0.01	0.1	μΑ	
	MODE synchronization range		1.15		2.25	MHz	
f <sub>(sync)</sub>	Duration of high or low level for synchronization signal <sup>(2)</sup>		75			ns	
OUTPU	T VOLTAGE TRACKING (OVT)						
I <sub>IB</sub>	Input bias current			0.001	0.05	μΑ	
V <sub>OS</sub>	OVT offset voltage	$V_{OS} = V(OVT) - V(FB), 0.1 V < V(OVT) < 0.5 V$	-15		15	mV	
POWEF	R GOOD (PG)						
	Power Good threshold	Feedback voltage rising	-7% V <sub>O</sub>	-5% V <sub>O</sub>	-3% V <sub>O</sub>	V	
V <sub>(th)</sub> F	Power Good Hysteresis		2% V <sub>O</sub>		7% V <sub>O</sub>	V	
V <sub>OL</sub>	Low level voltage	I <sub>(PG)</sub> = 1 mA			0.3	V	
l <sub>lkg</sub>	Power Good leakage current	V <sub>(PG)</sub> = 3.8 V		1	100	nA	
ουτρυ	т						
-	D channel MOSEET on registered	$V_{I} = V_{(GS)} = 1.8 V$			330	<b>m</b> 0	
r <sub>DS(on)</sub>	P-channel MOSFET on-resistance	$V_{I} = V_{(GS)} = 3.3 V$		120	170	mΩ	
l <sub>lkg</sub>	P-channel leakage current	V <sub>1</sub> = 3.6 V			10	μΑ	
	N shannel MOSEET on registered	$V_{I} = V_{(GS)} = 1.8 V$			200		
r <sub>DS(on)</sub>	N-channel MOSFET on-resistance	$V_{I} = V_{(GS)} = 3.3 V$		80	130	mΩ	
l <sub>ikg</sub>	N-channel leakage current	V <sub>(DS)</sub> = 3.6 V			10	μΑ	
I <sub>F</sub>	Forward current limit (P- and N-channel)	1.8 V < V <sub>I</sub> < 3.8 V	1.75	2.00	2.25	А	
fs	Oscillator frequency	MODE = high	1.3	1.5	1.7	MHz	
V <sub>ref</sub>	Reference voltage			0.6		V	
V	Easthack regulation voltage (3)	$\label{eq:VI} \begin{array}{l} V_{I} = V_{O} + 0.3 \ V \ ; \ 0 \ \text{mA} \leq I_{O} \leq 1.5 \ \text{A} \\ \text{MODE} = \text{low} \ (\text{PFM} \ / \ \text{PWM}) \end{array}$	-2		5	0/	
V <sub>FB</sub>	Feedback regulation voltage <sup>(3)</sup>	$\label{eq:VI} \begin{array}{l} V_{I} = V_{O} + 0.3 \ V \ ; \ 0 \ \text{mA} \leq I_{O} \leq 1.5 \ \text{A} \\ \text{MODE} = \text{high} \ (\text{forced PWM operation}) \end{array}$	-1		1	%	
I <sub>FB</sub>	Feedback bias current	V <sub>(FB)</sub> = 0.6 V, EN = high		0.001	0.05	μΑ	
	Line Regulation	$V_{I} = V_{O} + 0.3 V (min 1.8 V) to 3.8 V; I_{O} = 800 mA$		0		%/V	
	Load Regulation	I <sub>O</sub> = 10 mA to 1500 mA		0.1		%/A	
t <sub>ss</sub>	Soft start time	$V_{\rm O}$ ramping from 5% to 95% of nominal value		750		μs	
	Leakage resistance from SW pin to GND	$V_{I} > V_{O}, \ 0 \ V \leq V_{(SW)} \leq V_{I}$	700	1000		ĿO	
	Leakage resistance from FB pin to GND	EN = low	17	23		kΩ	

The undervoltage lockout threshold is detected at the AVIN pin. Current through the RC filter causes a UVLO trip at higher V<sub>1</sub>
 The minimum and maximum duty cycle applied to the MODE pin is calculated as: D(min) = 75 ns × f<sub>(sync)</sub> and D(max) = 1 - 75 ns × f<sub>(sync)</sub>.
 When using the output voltage tracking function, the feedback regulates to the voltage applied to OVT as long as the OVT < 0.6 V.</li>



#### **PIN ASSIGNMENT**




A. The exposed Thermal Die is connected to AGND.

### **TERMINAL FUNCTIONS**

TERMINAL			DECODIDION
NAME	NO.	I/O	DESCRIPTION
SW	1		Switch pin of the converter. The inductor is connected here.
PGND	2		Power ground for the converter
AGND	3		Analog ground connection
FB	4	I	Feedback voltage sense input. Connect directly to $V_0$ or to the midpoint of an external voltage divider for the adjustable version.
OVT	5	I	Output Voltage Tracking input. The signal applied to this pin is used as reference voltage overiding the internal reference voltage when it is below the internal 0.6-V reference. If this feature is not used, the OVT pin is connected to $V_{l}$ .
EN	6	I	Enable pin. A logic high enables the regulator, a logic low disables the regulator. This pin needs to be terminated and not left floating.
MODE	7	I	This pin is used to force fixed frequency PWM operation or to synchronize the device to an external clock signal. With MODE = high, the device is forced into 1.5-MHz fixed frequency PWM operation. With MODE = low, the device automatically enters the Power Save Mode at light load currents.
PG	8	0	Power Good indication. This is a open drain output that is low when the device is disabled or the output voltage drops 10% below target.
AVIN	9		Power supply for control circuitry. Must be connected to the same voltage supply as PVIN through RC filter.
PVIN	10		Input voltage for the power stage. VIN must be connected to the same voltage supply as AVIN.
PowerPAD™	C2		Connect the PowerPAD to analog ground AGND.

## FUNCTIONAL BLOCK DIAGRAM



A. R1 and R2 are only used for the fixed output voltage version.




## **TYPICAL CHARACTERISTICS**

TEXAS

#### **Table of Graphs**

			FIGURE
η	Efficiency	vs Load current	3, 4 <sup>(1)</sup>
I <sub>(q)</sub>	No load quiescent current	vs Input voltage	5, 6
f	Frequency	vs Temperature	7
	Line transient response		8(1)
	Load transient response (mode = high)		9 <sup>(1)</sup>
	Load transient response (mode = low)		10 <sup>(1)</sup>
	Falling load transient (mode = low)		11 <sup>(1)</sup>
	Rising load transient (mode = low)		12 <sup>(1)</sup>
	Power Save Mode Operation, VOUT		13 <sup>(1)</sup>
	Start-up, VOUT		14 <sup>(1)</sup>
r <sub>DS(on)</sub>	P-CHannel (PMOS)	vs Input voltage	15
. /	N-Channell (NMOS)	vs Input voltage	16
	FB Offset	vs Input Voltage on OVT	17

(1) Generated with the circuit in Figure 1 with L1 = 2.2  $\mu$ H (Wuerth 74455022).



6

# **TPS62510**



SLVS651-MAY 2006




Figure 8.

7






Figure 9.

FALLING LOAD TRANSIENT RESPONSE MODE = LOW




Figure 11.

LOAD TRANSIENT MODE = LOW




Figure 10.

RISING LOAD TRANSIENT RESPONSE MODE = LOW






Figure 12.

# TPS62510







## DETAILED DESCRIPTION

The TPS62510 has two target areas of operation. The high efficiency area is defined when the MODE pin is held low. In this condition, the converter operates at typically 1.5-MHz fixed frequency PWM (pulse width modulation) at moderate to heavy load currents. At light load currents, the converter automatically enters power save mode and operates with PFM (pulse frequency modulation). Low noise operation is defined when the MODE pin is held high. In this condition, the converter is forced into fixed frequency PWM mode and runs at 1.5 MHz. The converter is capable of delivering 1.5-A output current.

The TPS62510 can also be synchronized to an external clock in the frequency range between 1.15 MHz and 2.25 MHz. Synchronization is aligned with the falling edge of the incoming clock signal. This allows simple synchronization of two step-down converters running 180° out of phase reducing overall input RMS current.

During PWM operation, the converters use a unique fast response voltage mode control scheme with input voltage feed-forward to achieve good line, and load regulation allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the P-channel MOSFET switch is turned on, and the inductor current ramps up until the comparator trips and the control logic turns off the switch. The current limit comparator also turns off the switch if the current limit of the P-channel switch is exceeded. After the adaptive dead time, which is used to prevent shoot through current, the N-channel MOSFET rectifier is turned on, and the inductor current ramps down. The next cycle is initiated by the clock signal turning off the N-channel rectifier, and turning on the P-channel switch.

## Power Save Mode operation (MODE)

When the MODE pin is connected to GND, the device automatically enters the power save mode when the average output current reaches the appropriate threshold. This reduces the switching frequency and minimum quiescent current, maintaining efficiency over the entire load current range. For low noise operation, the device can be forced into fixed frequency PWM mode operating at 1.5 MHz over the entire load current range. This is done by pulling the Mode pin high.

Many applications require a low output ripple voltage during power save mode. This is accomplished by a single threshold PFM comparator which allows control of the output voltage ripple in power save mode. The larger the output capacitor value, the smaller the output voltage ripple (see Figure 13). During power save mode, the device monitors the output voltage with the PFM comparator. As soon as the output voltage falls below the nominal output voltage, the device starts switching for a minimum of 1  $\mu$ s (typical), or until the output voltage is above the nominal output voltage.

## **Power Save Mode Transition Thresholds**

To achieve an accurate transition into and out of power save mode, the device monitors the average inductor current which is equal to the average output current. The device enters power save mode when the average output current is  $\leq I_{(PFM enter)}$  as calculated in Equation 1.

$$I_{(PFM enter)} = \frac{VIN}{22}$$
(1)

The device leaves the power save mode when the output current is  $\geq I_{(PFM enter)}$ .

$$I_{(PFM \text{ leave})} = \frac{VIN}{17}$$
(2)

To minimize any delay times during a load transients, the device enters PWM mode when the output voltage is 2% below the nominal value, and the PFM/PWM transition comparator trips.

## Output Voltage Tracking (OVT)

In applications where a processor or FPGA is powered, it is important that the I/O voltage and core voltage start-up in a controlled way to avoid possible processor and FPGA latch-up. To implement this, the TPS62510 has an *Output Voltage Tracking* feature where the internal reference voltage for the error amplifier follows the voltage applied to OVT, until OVT reaches  $V_{ref}$ .  $V_{ref}$  is the nominal internal reference voltage, typically 0.6 V. The tracking feature is available with the fixed output voltage version as well as with the adjustable output voltage version. Figure 18 shows a typical application where an external voltage (V1) is applied to OVT pin using a resistor divider.








Figure 18. Output Voltage Tracking, V2 Tracks V1

In this application, the output voltage (V2) of the TPS6251x tracks the voltage (V1) as long as the OVT voltage is smaller then the internal device reference voltage,  $V_{ref} = 0.6$  V. Depending on the resistor divider (R3, R4), the tracking can be adjusted. V2 can rise faster, at the same timer, or slower than V1.




Figure 19. V2 Comes Up Before V1

Simultaneous tracking is achieved when the resistor divider (R3/R4) is equal to the resistor divider of the TPS65210.

$$\frac{R3}{R4} = \frac{V2 - V_{ref}}{V_{ref}} = \frac{1.5 V - 0.6 V}{0.6 V} = 1.5$$

$$V2_{(tracking)} = V_{(OVT)} \times \frac{V2}{V_{ref}} = V1 \times \frac{R4}{R3 + R4} \times \frac{V2}{V_{ref}} = V1 \frac{200 k}{300 k + 200 k} \times \frac{1.5 V}{0.6 V} = V1$$
(4)

Equation 3 and Equation 4 are used with the fixed and adjustable version of the TPS6251x. If V2 needs to rise before V1, then R4 must be increased as shown in Figure 20.




Figure 20. Simultaneous Tracking of V2 and V1



Soft Start

The converter has an internal soft start circuit that limits the inrush current during start-up. The soft start is realized by using a low current to control the output of the error amplifier during startup. The soft start time is typically 750  $\mu$ s to ramp the output voltage to 95% of the final target value. There is a short delay of typically 120  $\mu$ s between the converter being enabled and switching activity actually starting. See the typical soft start characteristic shown in Figure 14.

# 100% Duty Cycle Low Dropout Operation

The TPS62510 converter offers a low input to output voltage difference while maintaining operation with the use of the 100% duty cycle mode. In this mode, the P-channel switch is constantly turned on. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the entire battery voltage range. The minimum input voltage required to maintain dc regulation depends on the load current and output voltage, and in Equation 5.

$$V_{I} \min = V_{O} \min + I_{O} \max x \left( r_{DS(on)} \max + R_{L} \right)$$

with:

I<sub>O</sub>max = maximum load current (Note: ripple current in the inductor is zero under these conditions)

r<sub>DS(on)</sub>max = maximum P-channel switch r<sub>DS(on)</sub>

RL = dc resistance of the inductor

Vomin = nominal output voltage minus 2% tolerance limit

## **Power Good**

The power good output can be used for sequencing purposes, enabling a separate regulator once the output voltage is reached, or to indicate that the output voltage is in regulation. When the device is disabled, the PG pin is pulled low by the internal open-drain output transistor. Internally, the TPS62510 compares the feedback voltage FB to the nominal reference voltage of typically 0.6 V. If the feedback voltage is more than 95% of this value then the power good output goes high impedance. If the feedback voltage is less than 90% of the reference voltage then PG pin is pulled low.

# Undervoltage Lockout

The undervoltage lockout circuit prevents the device from malfunctioning at low input voltages. It disables the converter. The UVLO circuit monitors the AVIN pin, the falling threshold is set internally to 1.55 V with 150-mV hysteresis. Note that when the dc-dc converter is running, there is an input current at the AVIN pin, which is up to 5 mA when in PWM mode. This current must be taken into consideration if an external RC filter is used at the VCC pin to remove switching noise from the TPS62510 internal analog circuitry supply.

If V2 needs to rise after V1, then R4 must be decreased as shown in Figure 21.




Figure 21. V2 Comes Up After V1

SLVS651-MAY 2006



## **DETAILED DESCRIPTION (continued)**

#### **Short-Circuit Protection**

The TPS62510 monitors the forward current through both the high-side and low-side power devices. This enables the converter to limit the short-circuit current, which helps to protect the device and other circuits connected to its output.

#### Thermal Shutdown

As soon as the device's junction temperature exceeds 160°C (typical), all switching activity ceases and both high-side and low-side power transistors are off. The device continues operation once the temperature fall to 20°C (typical) below its thermal shutdown threshold of 160°C.

#### **Input Capacitor Selection**

Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering, and minimizing the interference with other circuits caused by high input voltage spikes. The converter needs a ceramic input capacitor of 22  $\mu$ F. The input capacitor may be increased without any limit for better input voltage filtering. The AVIN pin is separated from the power input of the converter. Note that the filter resistor may affect the undervoltage lockout threshold since up to 5 mA can flow via this resistor into the AVIN pin when the converter runs in PWM mode.

Capacitor Value	Case Size	Component Supplier	Comments		
22 μF	1206	TDK C3216X5R0J226M	Ceramic		
22 µF	1206	Taiyo Yuden JMK316BJ226ML	Ceramic		

#### **Table 1. Input Capacitor Selection**

## **Output Filter Design (Inductor and Output Capacitor)**

The TPS62510 step-down converter has an internal loop compensation. Therefore, the external L-C filter must be selected to work with the internal compensation.

The internal compensation is optimized to operate with an output filter of L = 2.2  $\mu$ H with an output capacitor of C<sub>0</sub> = 22  $\mu$ F. The output filter has its corner frequency per Equation 6:

$$f_{\rm c} = \frac{1}{2 \, {\rm x} \sqrt{{\rm L} \, {\rm x} \, {\rm C}_{\rm O}}} = \frac{1}{2 \, {\rm x} \sqrt{2.2 \, {\rm H} \, {\rm x} \, 22 \, {\rm F}}} = 22.8 \, {\rm kHz}$$
 (6)

with

 $L = 2.2 \ \mu H$  $C_0 = 22 \ \mu F$ 

As a general rule of thumb, the product LxC should not move over a wide range when selecting a different output filter. This is because the internal compensation is designed to work with a certain output filter corner frequency, as calculated in Equation 6. This is especially important when selecting smaller inductor or output capacitor values that move the corner frequency to higher frequencies. However, when selecting the output filter a low limit for the inductor value exists due to other internal circuit limitations. The minimum inductor value for the TPS62510 should be kept at  $2.2\mu$ H. Selecting a larger capacitor value is less critical because the corner frequency drops, causing fewer stability issues.

(7)

#### Table 2. Output Capacitor Selection

L	Co
2.2 μΗ	$\geq$ 22 $\mu$ F (ceramic capacitor)
3.3 μH	$\ge$ 22 $\mu$ F (ceramic capacitor) <sup>(1)</sup>

(1) For output currents < 800 mA, a  $10-\mu$ F output capacitor is sufficient.

#### Setting the Output Voltage Using the Feedback Resistor Divider

The external resistor divider sets the output voltage of the converter.

The output voltage is calculated as:

$$V_{O} = 0.6 V x \left( 1 + \frac{R1}{R2} \right)$$

with:

R1 + R2  $\leq$  1 M $\Omega$ , and the internal reference voltage is V<sub>ref</sub> typical = 0.6 V.

To keep the operating quiescent current to a minimum, a high impedance feedback divider is selected with R1 + R2  $\leq$  1 M $\Omega$ . The sum of R1 and R2 should not be greater than 1 M $\Omega$  to avoid possible noise related regulation issues. A feedforward capacitor is needed across the upper feedback resistor to place a zero at a frequency of 25 kHz in the control loop. After selecting the feedback resistor values, the feedforward capacitor is calculated as:

$$C1 = \frac{1}{2 \times f_z \times R1} = \frac{1}{2 \times 25 \text{ kHz } \times R1}$$
(8)

with:

R1 = upper resistor of voltage divider, and C1 = upper capacitor of voltage divider.

Select the capacitor value that is closest to the calculated value. This capacitor is only needed when setting the output voltage with the external divider.

#### **Inductor Selection**

For high efficiencies, the inductor should have a low dc resistance to minimize conduction losses. Especially at high switching frequencies where the core material has a higher impact on the efficiency. The inductor value determines the inductor ripple current. The larger the inductor value, the smaller the inductor ripple current, and the lower the conduction losses of the converter. However, larger inductor values cause slower load transient response. Usually, the inductor ripple current as calculated in Equation 9, should be around 20% of the average output current.

To avoid saturation of the inductor, the inductor should be rated at least for the maximum output current of the converter plus the inductor ripple current calculated in Equation 9:

$$I_{L} = V_{O} \times \frac{1 - \frac{V_{O}}{V_{I}}}{L \times f} \qquad \qquad I_{L} \max = I_{O} \max + \frac{I_{L}}{2}$$
(9)

with:

f = Switching frequency (1.5 MHz typical)

L = Inductor value

 $\Delta I_L$  = Peak-to-Peak inductor ripple current

I<sub>L</sub>max = Maximum Inductor current

The highest inductor current occurs at maximum V<sub>I</sub>.

A more conservative approach is to select the inductor current rating just for the maximum typical switch current limit of the converter of 2 A. See Table 3 for inductor recommendations.



Inductor Value	Component Supplier	Dimensions	I <sub>(SAT)</sub> / R <sub>(DC)</sub>							
2.2 μH	Sumida CDRH2D18/HP 4R7	3.2 mm x 3.2 mm x 2 mm	1.6 A / 60 mΩ							
2.2 μH	Wuerth 744045002	4.5 mm x 3.2 mm x 2.6 mm	1.6 A / 110 mΩ							
2.2 μH	Sumida CDRH3D14	4 mm x 4 mm x 1.8 mm	1.75 A / 69 mΩ							
2.2 μH	Sumida CDRH4D22	5 mm x 5 mm x 2.4 mm	1.8 A / 25.4 mΩ							
2.2 μH	Sumida CDRH4D28	5 mm x 5 mm x 3 mm	2 A / 31.3 mΩ							
2.2 μΗ	Coilcraft MSS5131	5.1 mm x 5.1 mm x 3.1 mm	1.9 A / 23 mΩ							
2.2 μΗ	Coilcraft DO1608	6.6 mm x 4.45 mm x 2.92 mm	2.3 A / 28 mΩ							
2.2 μH	Wuerth 74455022	6.6 mm x 4.45 mm x 2.92 mm	2.3 A / 28 mΩ							

#### **Table 3. Inductor Recommendations**

## Layout Guidelines




Figure 22. Layout Guidelines

- 1. Place and route the power components first (C1, L1, C2).
- 2. The input capacitor (C1) must be placed as close as possible from PVIN to PGND.
- 3. The inductor must be placed as close as possible to the switch pin.
- 4. All ground connections (shown in bold) must be on a common ground plane or form a star ground.
- 5. Analog ground (AGND) and power ground (PGND) as well as the device PowerPAD<sup>™</sup> must be tight together.
- The feedback network (R1, C3, R2) must be routed away from the inductor (L1) and should be grounded to the PowerPAD<sup>™</sup>.
- 7. The feedback network must sense and regulate the output voltage across the output capacitor to minimize load regulation.

## **APPLICATION INFORMATION**

## **Typical Application**




Figure 23. Adjustable Version Programmed to 1.5 V




Figure 24. Adjustable Version Programmed to 1.5 V Using Power Good

## PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPS62510DRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS62510DRCRG4	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS62510DRCT	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS62510DRCTG4	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS INSTRUMENTS www.ti.com

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62510DRCR	SON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62510DRCT	SON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



# PACKAGE MATERIALS INFORMATION


11-Mar-2008



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62510DRCR	SON	DRC	10	3000	346.0	346.0	29.0
TPS62510DRCT	SON	DRC	10	250	190.5	212.7	31.8

# **MECHANICAL DATA**



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- $\not \stackrel{\frown}{\boxplus}$  Metalized features are supplier options and may not be on the package.






#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

DRC (S-PDSO-N10)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated