# 128 × 1 LINEAR SENSOR ARRAY

SOES011 – MARCH 1996

- **128 × 1 Sensor-Element Organization**
- **400 Dots-Per-Inch (DPI) Sensor Pitch**
- **High Linearity and Uniformity for 256 Gray-Scale (8-Bit) Applications**
- **Output Referenced to Ground**
- **Low Image Lag (0.5% Typical)**
- **Operation to 2 MHz**
- **Single 5-V Supply**

(TOP VIEW)

|			
SI	1	8	NC
CLK	2	7	GND
AO	3	6	GND
V_{DD}	4	5	NC

NC – No internal connection

description

The TSL401 linear sensor array consists of a 128 × 1 array of photodiodes and associated charge amplifier circuitry. The pixels measure 63.5 μm (H) × 50 μm (W) with 63.5-μm center-to-center spacing and 13.5 μm between pixels. Operation is simplified by internal logic requiring only a serial input (SI) signal and a clock.

functional block diagram

Copyright © 1996, Texas Instruments Incorporated

TEXAS
INSTRUMENTS

Terminal Functions

TERMINAL		DESCRIPTION
NAME	NO.	
AO	3	Analog output
CLK	2	Clock. The clock controls charge transfer, pixel output, and reset.
GND	6, 7	Ground (substrate). All voltages are referenced to the substrate.
NC	5, 8	No internal connection
SI	1	Serial input. This input defines the start of the data-out sequence.
V_{DD}	4	Supply voltage. Supply voltage for both analog and digital circuits.

detailed description

The sensor consists of 128 photodiode pixels, arranged in a linear array. Light energy striking a pixel generates photocurrent, which is then integrated. The amount of charge accumulated at each pixel is directly proportional to the light intensity on that pixel and the integration time. The integration time is the interval between two consecutive output periods.

A 128-bit shift register controls the output period of the device. An output period is initiated by applying a logic level 1 to SI for one positive-going clock edge (see Figure 1). This logic one is clocked through a 128-bit shift register, in which one bit is associated with each pixel. When a given bit is high, the associated pixel signal is coupled to the analog output (AO) through an output amplifier. When the bit goes low, the integrator is reset.

AO is a source follower that requires an external pulldown resistor. The source-follower configuration permits an analog wired-OR hookup of multiple devices. When the device is not in the output phase, the output is in a high-impedance state. The output is nominally 0 V for no light input and 2 V for a nominal full-scale output.

The TSL401 is intended for use in a wide variety of applications, including mark and code reading, optical character recognition (OCR) and contact imaging, edge detection and positioning, and optical linear and rotary encoding.

absolute maximum ratings†

Supply voltage, V_{DD} . . . . 7 V
Digital input current range, I_I . . . . −20 mA to 20 mA
Operating free-air temperature range, T_A . . . . 0°C to 70°C
Storage temperature range, T_{stg} . . . . −25°C to 85°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . 260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and
   functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not
   implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Figures 1 and 2)

	MIN	NOM	MAX	UNIT
Supply voltage, V_{DD}	4.5	5	5.5	V
Input voltage, V_I	0		V_{DD}	V
High-level input voltage, V_{IH}	$V_{DD} \times 0.7$		V_{DD}	V
Low-level input voltage, V_{IL}	0		$V_{DD} \times 0.3$	V
Wavelength of light source, λ	565		700	nm
Clock frequency, f_{clock}	5		2000	kHz
Sensor integration time, t_{int}	0.0645		100	ms
Setup time, serial input, $t_{su(SI)}$	0			ns
Hold time, serial input, $t_{h(SI)}$ (see Note 1)	20			ns
Operating free-air temperature, T_A	0		70	°C

NOTE 1:   SI must go low before the rising edge of the next clock pulse.

**Figure 1. Timing Waveforms**

TSL401
128 × 1 LINEAR SENSOR ARRAY

electrical characteristics at f_{clock} = 200 kHz, V_{DD} = 5 V, T_A = 25°C, λ_p = 565 nm, t_{int} = 5 ms, R_L = 330 Ω, E_e = 20 μW/cm² (unless otherwise noted) (see Note 2)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Analog output voltage (white, average over 128 pixels)		1.8	2	2.2	V
	Analog output voltage (dark, each pixel)	E_e = 0	0	0.15	0.3	V
PRNU	Pixel response nonuniformity	See Note 3		±5%	±7.5%	
	Linearity of analog output voltage	See Note 4		±0.4%		F.S.
	Output noise voltage	See Note 5		1		mVrms
	Saturation exposure		136	175		nJ/cm²
	Analog output saturation voltage		3	3.5		V
I_{DD}	Supply current			2.5	4	mA
I_{IH}	High-level input current	$V_I = V_{DD}$			1	μA
I_{IL}	Low-level input current	V_I = 0			1	μA
C_i	Input capacitance				5	pF

NOTES: 2. Clock duty cycle is assumed to be 50%.
3. PRNU is the maximum difference between the voltage from any single pixel and the average output voltage from all pixels of the device under test when the array is uniformly illuminated.
4. Nonlinearity is defined as the maximum deviation from a best-fit straight line over the dark-to-white irradiance levels, as a percent of analog output voltage (white).
5. Peak-to-peak noise is the variation of a single-pixel output under constant illumination as observed over a 5-second period.

operating characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{w(H)}$	Clock pulse duration (high)		50			ns
$t_{w(L)}$	Clock pulse duration (low)		50			ns
t_s	Analog output settling time to ±1%	R_L = 330 Ω, C_L = 50 pF			350	ns
t_v	Valid time	R_L = 330 Ω, C_L = 50 pF, See Note 2	$1/(2 f_{clock})$			s

NOTE 2: Clock duty cycle is assumed to be 50%.

Figure 2. Operational Waveforms

**TYPICAL CHARACTERISTICS**

PHOTODIODE SPECTRAL RESPONSIVITY

Figure 3

TSL401
128 × 1 LINEAR SENSOR ARRAY

APPLICATIONS INFORMATION

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated with an electrically nonconductive clear plastic compound.

Pin 1 SI
Pin 2 CLK
Pin 3 AO
Pin 4 V$_{DD}$
Pin 5 NC
Pin 6 GND
Pin 7 GND
Pin 8 NC

† True position when unit is installed

NOTES: A. All linear dimensions are in inches and parenthetically in millimeters.
        B. This drawing is subject ot change without notice.

Figure 4. Packaging Configuration

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.