## FEATURE

－100MHz MAX．PIXEL CLOCK，AVAILABLE FOR ANY LINE FREQUENCY BETWEEN 15 AND 140 kHz
－ 12 x 18 CHARACTER ROM FONT INCLUDES：
－ 240 MONOCOLOR CHARACTERS
－ 16 MULTICOLOR CHARACTERS
－CHARACTER FLASHING
－UP TO 1K CHARACTERS TEXT DISPLAY
－ULTRA HIGH FREQUENCY PLL FOR JITTER－ FREE DISPLAY
－FLEXIBLE DISPLAY：
－ANY CHARACTER WIDTH AND HEIGHT
－ANYWHERE IN THE SCREEN
－SINGLE BYTE CHARACTER CODES AND COLOR LOOK－UP TABLE FOR EASY PRO－ GRAMMING AND FAST ACCESS
－CHARACTER FLIP OPERATIONS
－WIDE DISPLAY WINDOW ALLOWS PATTERN GENERATION FOR FACTORY ADJUSTMENTS
－$I^{2} C$ BUS MCU INTERFACE

## DESCRIPTION

Connected to a host MCU via a serial $I^{2} \mathrm{C}$ Bus，the STV9432TA is a multifunction slave peripheral device integrating the ON－Screen－Display block．
The On－screen Display（OSD）includes a MASK PROGRAMMABLE ROM that holds the CUSTOM CHARACTER FONT，a 1Kbytes RAM that stores the code strings of the different lines of text to be displayed，and a set of registers to program char－ acter sizes and colors．A built－in digital PLL，oper－ ating at very high frequency，provides an accurate display without visible jitter for a wide line fre－ quency range from 15 to 140 kHz ．


PIN CONNECTIONS


## 1 - PIN DESCRIPTION

| Pin Number | Symbol | Type | Description |
| :---: | :---: | :---: | :--- |
| 1 | FILTER | I/O | PLL Filter |
| 2 | AGND | Power | Analog Ground |
| 3 | SDA | I/O | I $^{2}$ C Bus Serial Data |
| 4 | SCL |  | I $^{2}$ C Bus Serial Clock |
| 5 | HS |  | Horizontal Sync Input |
| 6 | VS |  | Vertical Sync Input |
| 7 | HFLY |  | Horizontal Flyback Input |
| 8 | N.C. |  | Not Connected |
| 9 | DV $_{\text {DD }}$ | Power | Digital +5V Power Supply |
| 10 | DV $_{\text {SS }}$ | Power | Digital Ground |
| 11 | XTI |  | Crystal Oscillator Input |
| 12 | XTO | O | Crystal Oscillator Output |
| 13 | OV | ROU | Power |
| 14 | GOUT | O | Red Output for the RGB Outputs |
| 15 | BOUT | O | Green Output |
| 16 | FBLK | O | Blue Output |
| 17 | OV | Fast Blanking Output |  |
| 18 | AV | Power | $+5 V$ Supply for the RGB Outputs |
| 19 | N.C. | Power | Analog +5V Power Supply |
| 20 | N.C. |  | Not Connected |
| 21 | N.C. |  | Not Connected |
| 22 | ADCREF | I/O | ADC Connected |
| 23 | TEST | I/O | Pin must be connected to ground |
| 24 |  |  |  |

## 2 - BLOCK DIAGRAM



## 3 - ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{AV}_{\mathrm{DD}}, \mathrm{DV}_{\mathrm{DD}}, \mathrm{OV}_{\mathrm{DD}}$ | Supply Voltage | $-0.3,+6.0$ | V |
| $\mathrm{~V}_{\mathrm{IN}}$ | Input Voltage | $\mathrm{V}_{\mathrm{SS}}-0.3, \mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{~T}_{\text {oper }}$ | Operating Temperature | $0,+70$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature | $-40,+125$ | ${ }^{\circ} \mathrm{C}$ |

## 4 - ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, G N D=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0\right.$ to $70^{\circ}$, unless otherwise specified)

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| SUPPLY | 4.75 | 5 | 5.25 | V |  |
| $\mathrm{AV}_{\mathrm{DD}}, \mathrm{DV}_{\mathrm{DD}}, O V_{\mathrm{DD}}$ | Supply Voltage | - | - | 150 | mA |
| $\mathrm{Al}_{\mathrm{DD}}+\mathrm{DI}_{\mathrm{DD}}+\mathrm{Ol}_{\mathrm{DD}}$ | Analog and Digital Supply Current | - |  |  |  | INPUTS (SCL, SDA)


| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage |  |  | 0.8 | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.4 |  |  | V |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Leakage Current | -1 |  | +1 | $\mu \mathrm{~A}$ |

INPUTS (HS, VS, HFLY)

| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage |  |  | 0.8 | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High VoltageHS, VS <br> HFLY | 2.4 <br> 3.6 |  |  | V |
| $\mathrm{~V}_{\mathrm{HYST}}$ | Schmidt Trigger Hysteresis |  | 0.4 |  | V |
| $\mathrm{I}_{\mathrm{PU}}$ | Pull-up Source Current ( $\left.\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\right)$ |  | 100 |  | $\mu \mathrm{~A}$ |
| HSIN | Horizontal Synchro Input Range | 15 |  | 140 | kHz |

OUTPUTS (SDA open drain)

| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage $\left(\mathrm{l}_{\mathrm{OL}}=3 \mathrm{~mA}\right)$ | 0 |  | 0.4 | V |
| :--- | :--- | :--- | :--- | :--- | :---: |

OUTPUTS (R, G, B, FBLK)

| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage $\left(\mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}\right)$ | 0 |  | 0.4 | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High Voltage $\left(\mathrm{I}_{\mathrm{OH}}=3 \mathrm{~mA}\right)$ | $0.8 \mathrm{~V}_{\mathrm{DD}}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V |

OSCILLATOR (XTI, XTO)

| $\mathrm{I}_{\mathrm{IL}}$ | XTI Input Source Current $\left(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\right)$ | 3 |  | 15 | $\mu \mathrm{~A}$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{IH}}$ | XTI Input Sink Current $\left(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}\right)$ | 3 |  | 15 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | XTI Input Low Voltage |  |  | 1.4 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | XTI Input High Voltage | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | XTI Output Low Voltage $\left(\mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}\right)$ | 0 |  | 0.4 | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | XTI Output High Voltage $\left(\mathrm{I}_{\mathrm{OH}}=3 \mathrm{~mA}\right)$ | $0.8 \mathrm{~V}_{\mathrm{DD}}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V |

## ADCREF

| $V_{\text {REF }}$ | Output Voltage Reference |  | 3.3 |  | V |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| POWER-ON RESET |  |  |  |  |  |  |
| DV $V_{\text {DDTH }}$ | Supply Threshold Level |  | 3.6 |  | V |  |

## 5 - TIMINGS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OSCILLATOR |  |  |  |  |  |
| $f_{\text {OSC }}$ | Clock Frequency |  | 8 |  | $M H z$ |
| $f_{\text {PXL }}$ | Pixel Frequency |  |  | 100 | MHz |

R, G, B, FBLK (CLOAD $=30 \mathrm{pF}$ )

| $\mathrm{t}_{\mathrm{R}}$ | Rise Time (see Note 1) |  | 5 |  | ns |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time (see Note 1) |  | 5 |  | ns |
| $\mathrm{t}_{\text {SKEW }}$ | Skew between R, G, B, FBLK |  | 5 |  | ns |

$I^{2} C$ INTERFACE: SDA AND SCL (see Figure 1)

| $\mathrm{f}_{\mathrm{SCL}}$ | SCL Clock Frequency | 0 | 400 | kHz |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {BUF }}$ | Time the bus must be free between 2 access | 500 |  | ns |
| $\mathrm{t}_{\text {HDS }}$ | Hold Time for Start Condition | 500 |  | ns |
| $\mathrm{t}_{\text {SUP }}$ | Set up Time for Stop Condition | 500 |  | ns |
| tLOW | The Low Period of Clock | 400 |  | ns |
| $\mathrm{t}_{\text {HIGH }}$ | The High Period of Clock | 400 |  | ns |
| $\mathrm{t}_{\text {HDAT }}$ | Hold Time Data | 0 |  | ns |
| t Sudat | Set up Time Data | 500 |  | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time of SDA |  | 20 | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time of both SCL and SDA | Depend on the pull-up resistor and the load capacitance |  |  |

Note : These parameters are not tested on each unit. They are measured during our internal qualification procedure which includes characterization on batches comming from corners of our processes and also temperature characterization

Figure 1.


## 6 - SERIAL INTERFACE

The 2 -wires serial interface is an $I^{2} \mathrm{C}$ interface. To be connected to the $\mathrm{I}^{2} \mathrm{C}$ bus, a device must own its slave address; the slave address of the STV9432 is BA (in hexadecimal).

| A6 | A5 | A4 | A3 | A2 | A1 | A0 | RW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 1 | 1 | 0 | 1 |  |

## 6.1 - DATA TRANSFER IN WRITE MODE

The host MCU can write data into the STV9432 registers or RAM.

To write data into the STVA9432TA after a start, the MCU must send (Figure 2):

- First, the $\mathrm{I}^{2} \mathrm{C}$ address slave byte with a low level for the R/W bit,
- The two bytes of the internal address where the MCU wants to write data(s),
- The successive bytes of data(s).

All bytes are sent MSB bit first and the write data transfer is ended with a stop.

## 6.2 - DATA TRANSFER IN READ MODE

The host MCU can read data from the STV9432 registers, RAM or ROM.
To read data from the STV9432 (Figure 3), the MCU must send 2 different $I^{2} C$ sequences. The first one includes the $\mathrm{I}^{2} \mathrm{C}$ slave address byte with R/W bit at low level and the 2 internal address bytes.
The second one includes the $I^{2} \mathrm{C}$ slave address byte with R/W bit at high level and all the successive data bytes read at successive addresses starting from the initial address given by the first sequence.

Figure 2. $I^{2} \mathrm{C}$ Write Operation


Figure 3. $1^{2} \mathrm{C}$ Read Operation


## 6.3-ADDRESSING SPACE

### 6.3.1-General Mapping

STV9432 registers, RAM and ROM are mapped in a 32 K address space.
The mapping is:

| $\begin{aligned} & 0000 \\ & 03 F F \end{aligned}$ | 1024 bytes RAM | Descriptors and character codes |
| :---: | :---: | :---: |
| $\begin{aligned} & 0400 \\ & 07 \mathrm{FF} \end{aligned}$ | Empty Space |  |
| $\begin{aligned} & 0800 \\ & \text { 3FFF } \end{aligned}$ | Character Generator ROM |  |
| $\begin{aligned} & 4000 \\ & 403 F \end{aligned}$ | Internal Registers |  |
| $\begin{aligned} & 4040 \\ & \text { 7FFF } \end{aligned}$ | Empty Space |  |

## Important Notice:

All 16 bits datas are mapped LSB byte at lower address and MSB byte at higher address.

- Example: H1 12 bits register: @4000: 8 LSB bits - @4001: 4 MSB bits.
- Descriptors must also be written to RAM LSB byte first.


### 6.3.2- $\mathrm{I}^{2} \mathrm{C}$ Registers Mapping

| 4000 | H1 LSB | 4022 | Color 2 |
| :---: | :---: | :---: | :---: |
| 4001 | H1 MSB | 4023 | Color 3 |
| 4002 | H2 LSB | 4024 | Color 4 |
| 4003 | H2 MSB | 4025 | Color 5 |
| 4004 | H3 LSB | 4026 | Color 6 |
| 4005 | H3 MSB | 4027 | Color 7 |
| 4006 | H4 LSB | 4028 | Color 8 |
| 4007 | H4 MSB | 4029 | Color 9 |
| 4008 | H5 LSB | 402 A | Color 10 |
| 4009 | H5 MSB | 402 B | Color 11 |
| 400 A | H6 LSB | 402 C | Color 12 |
| 400 B | H6 MSB | 402 D | Color 13 |
| 400 C | V1 LSB | 402 E | Color 14 |
| 400 D | V1 MSB | 402 F | Color 15 |
| 400 E | V2 LSB | 4030 | Line Duration |
| 400 F | V2 MSB | 4031 | Top Margin |
| 4010 | V3 LSB | 4032 | Horizontal Delay |
| 4011 | V3 MSB | 4033 | Character Height |
| 4012 |  | 4034 | Display Control |
| 4013 |  | 4035 | Locking Time Constant |
| 4014 |  | 4036 | Capture Time Constant |
| 4015 | SBN | 4037 | Initial Pixel Period |
| 4016 | TIMG | $4038-403 \mathrm{E}$ | Reserved |
| $4017-401 F$ | Reserved | $403 F$ | RST |
| 4020 | Color 0 | $4040-7$ FFF | Reserved |
| 4021 | Color 1 |  |  |

## 7 - SOFTWARE RESET REGISTER

403F | - | - | - | - | - | - | - | RST |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

To perform a software $\mathrm{I}^{2} \mathrm{C}$ reset of the device, set the RST bit to ONE.
This bit will be automatically reset by the device.
Software Reset will put all Write registers at their default power-on value, and reset all internal logic blocks except the $\mathrm{I}^{2} \mathrm{C}$ bus interface itself. It will not change the RAM contents.
SELXTAL This bit must be set to ONE in order to operate the oscillator in the external crystal mode.
In its ZERO default state, this bit enables the internal RC mode oscillator.

## 8 - ON-SCREEN DISPLAY

The STV9432 on-screen display is able to display any line of characters (character strip) anywhere in the screen.

Character strings are programmed by the MCU in RAM via $I^{2} \mathrm{C}$ bus. Character shapes are coded in the internal ROM font. Character strips may be adjacent or separated by vertical spaces (Spacing strips).
Consequently, one display page is made of a list of Character strips and Spacing strips.
A Top Margin and a Left Margin are programmable in dedicated registers.

## 8.1-RAM PROGRAMMING

### 8.1.1 - Two kinds of Data:

## Strip Descriptors and Character Codes

An OSD screen is made of a number of Character and Spacing strips.
Two groups of Data make one OSD screen:

- a Strip Descriptors list,
- Text strings - one per Character strip.

Each Strip is associated with a 2 bytes Strip Descriptor.
There are two Strip Descriptors:

- The Character Strip Descriptors containing the Text string Ram address of the Character Strip,
- The Spacing Strip Descriptors which specify the vertical space height.
In the example shown in Figure 4 on page 8, the OSD screen, is made of 9 strips.
In RAM, there is:
- one list of 9 Strip descriptors (size $=9 \times 2$ bytes $=18$ bytes),
- 6 Text strings, each of them made of the character codes from the line of text.
Text strings can be programmed anywhere in RAM. The Descriptor list can be located at 16 different addresses in RAM. The address is defined in the Display Control Register. It is consequently possible to store up to 16 different pages in RAM.
The current Displayed page is specified in the Display Control Register. It refers to a given Page Descriptor list.

Figure 4. Display Page: List of Character and Spacing strips


### 8.1.2 - Descriptors

## Spacing

| MSB |        <br>  L/C - - - - - |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SLB | SL6 | SL5 | SL4 | SL3 | SL2 | SL1 | SL0 |

L/C : LINE or CHARACTER spacing: $=0$, spacing descriptor defined as character height (SL[7:0] = 1 to 255 character). $=1$, spacing descriptor defined as scan line height (SL[7:0] = 1 to 255 scan lines).

SL[7:0] : Number of selected height (character or scan lines according L/ C ).

## Character

| MSB | 1 | DE | CLU3 | CLU2 | CLU1 | CLU0 | C9 | C8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

DE : Display enable: $=0, R=G=B=0$ and $F B L K=F B K$ bit of display control register on the whole strip, $=1$, display of the characters.
$\operatorname{CLU}[3: 0]$ : Active color selection at the begining of the strip.
C[9:1] : Address of the first character code of the strip.
C0 : Address 0 must be 0 .

### 8.1.3 - Code Format

There are basically 3 kinds of code:

- the control codes from 0 to $15(00 \mathrm{H}$ to 0 FH$)$,
- the ROM monochrome character codes from 16 to 255 (10H to FFH),
- the two bytes multicolor character codes from 08F0 to 08FF (Hex).

For code definitions see Table 1.
Table 1 Character and Command Codes


Single byte codes 00 to 0 are command codes. Single byte codes 10 to ff are monochrome character codes.
Double byte codes 08F0 to 08FF are multicolor character codes.

Figure 5. Character Font of the STV9432


## Control Codes

Control codes must be followed by a displayable code, except for RTN \& EOL. They must not be used twice consecutively without a displayable code between them.

The control code CALL is preceded by an address byte. The control codes are not displayed except if mentioned.
Codes 0 to 7 ( 0 h to 7 h ):
COLO to COL7 codes select 1 byte among 8 within the CLUT in RAM. The block selection is fixed by CLU3 bit of the active character descriptor (see Table 1 and Table 2).

## Code 8 (08h):

Multicolor character precode, must be followed by a multicolor character number from FOh to FFh.
Code 9 (09h):
NOP: no operation is performed, can be used to spare a location in RAM for an active control code.
Codes 10 to 12 ( 0 Ah to 0 Ch ):
FLIPS:
HFLIP(OBh) Horizontal Flip code flips horizontaly the following displayable code.
VFLIP(OAh) Vertical Flip code flips verticaly the following displayable code.
DFLIP(OCh) Horizontal \& Vertical Flip code flips horizontaly and verticaly the following displayable code.
Code 13 (0Dh):
CALL, this control code switches the display of the next character to the code address given by the next byte as follows:

CALL CODE (odd @) MSB
ADDRESS BYTE (even @) LSB


A[9:1] : Address of the next code to be used (A0 = 0 only even addresses), in low half part of RAM.
Notes:
CALL and RTN code must be used simultaneously.
CALL and RTN codes are displayed as a SPACE character.
CALL and RTN codes must be placed at odd addresses. They may be preceded by a NOP to place them at the right position.

Code 14 (0Eh):
RTN: return to the CALL +1 code location (see Note).

Code 15 (0Fh):
EOL, end of line terminates the display of the current row.

## ROM Character Codes

Codes 16 to 255 (10h to FFh):
ROM monochrome character codes. The character shapes are $12 \times 18$ pixel matrix described in Figure 5 .

Codes 256 to 272 (FOh to FFh):
ROM multicolor character codes. They must be preceded by the multicolor pre-code 08h. The character shapes are $12 \times 18$ pixel matrix described in Figure 5.

## 8.2- OSD LOOK-UP TABLE

Color look-up table [CLUT] is read/write RAM table. Mapping address is described in 6.3.2 I2C Registers Mapping.
The CLUT is splitted into 2 blocks of 8 bytes. Each byte contains foreground and background informations as described below:

| TRA | BR | BG | BB | FL | FR | FG | FB |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRA | $\vdots$ | Transparent background |  |  |  |  |  |
| FL | $\vdots$ | Flashing foreground |  |  |  |  |  |
| BR, BG, BB | $\vdots$ | Background color |  |  |  |  |  |
| FR, FG, FB | $:$ |  |  |  |  |  |  |
| Foreground color |  |  |  |  |  |  |  |

Each block may store a different set of colors. One block of colors may be used for the normal items of the menu while the second block, with brighter colors, may be used for selected items of the menu.
The block selection is done by programming bit CLU3 of CLU[3:0] of the character descriptor (see Table 2). It remains selected for the whole row.
Bit CLU2, CLU1 and CLU0 of CLU[3:0] of the character descriptor select the active color at the beginning of the row.
The active color can be modified along the row, using 8 control codes COLO to COL7.
Each control code (COLO to COL7) activates a dedicated color byte in the CLUT as described in Table 2.

Table 2 CLUT Block Selection

| CLU3 | CLU[2:0] | Code Name | Command Code (hex) | Ram @ (hex) | Reset Value (hex) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Col 0 | 00 | @4020 | 07 |
|  | 1 | Col 1 | 01 | @4021 | 16 |
|  | 2 | Col 2 | 02 | @4022 | 25 |
|  | 3 | Col 3 | 03 | @4023 | 34 |
|  | 4 | Col 4 | 04 | @4024 | 43 |
|  | 5 | Col 5 | 05 | @4025 | 52 |
|  | 6 | Col 6 | 06 | @4026 | 61 |
|  | 7 | Col 7 | 07 | @4027 | 70 |
| 1 | 0 | Col 0 | 00 | @4028 | 70 |
|  | 1 | Col 1 | 01 | @4029 | 61 |
|  | 2 | Col 2 | 02 | @ 402A | 52 |
|  | 3 | Col 3 | 03 | @402B | 43 |
|  | 4 | Col 4 | 04 | @402C | 34 |
|  | 5 | Col 5 | 05 | @402D | 25 |
|  | 6 | Col 6 | 06 | @402E | 16 |
|  | 7 | Col 7 | 07 | @402F | 07 |

## 8.3- OSD CONTROL REGISTERS

Line Duration (reset value: 20H)

4030 | VSP | HSP | LD6 | LD5 | LD4 | LD3 | LD2 | LD1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

VSP : V-SYNC active edge selection
$=0$, falling egde,
$=1$, rising edge.
HSP : HFLY active edge selection
$=0$, rising egde,
$=1$, falling edge.
LD[6:1] : LINE DURATION
LD0 $=0$
LD1 $=2$ periods of character
One character period is 12 pixels long.
Top Margin (reset value: 30H)

4031 | M9 | M8 | M7 | M6 | M5 | M4 | M3 | M2 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |

M[9:2] : TOP MARGIN height from the VSYNC reference edge.
$\mathrm{M0}=0, \mathrm{M} 1=0$
M2 = 4 scan lines
Note : The top margin is displayed before the first strip of descriptor list. It can be black if FBK of DISPLAY CONTROL register is set or transparent if FBK is clear.

Horizontal Delay (reset value: 20H)

4032 | DD7 | DD6 | DD5 | DD4 | DD3 | DD2 | DD1 | DD0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DD[7:0] : HORIZONTAL DISPLAY DELAY from the HSYNC reference edge to the $1^{\text {st }}$ pixel position of the character strips.
Unit $=6$ pixel periods. Minimum value is 08 H . First pixel position $=[D D[7: 0]-6] \times 6+54$ with $\operatorname{DD}[7: 0]=0,2,4,6$ delay is 54 pixel and with $\operatorname{DD}[7: 0]=1,3,5$ delay is 60 pixel

Characters Height (reset value: 24 H )

4033 | - | - | CH 5 | CH 4 | CH 3 | CH 2 | CH 1 | CH 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$\mathrm{CH}[5: 0]$ : HEIGHT of the character strips in scan lines. For each scan line, the number of the slice which is displayed is given by:
SLICE-NUMBER =
round $\frac{\left(\frac{\text { SCAN-LINE-NUMBER } \times 18}{} \text { ) }\right.}{\mathrm{CH}[5: 0]}$
SCAN-LINE-NUMBER $=$ Number of the current scan line of the strip.
Display Control (reset Value: 00 H )

4034 | OSD | FBK | FL1 | FL0 | P9 | P8 | P7 | P6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |



Locking Condition Time Constant (reset value: 01H)

4035 | FR | AS2 | AS1 | AS0 | LUK | BS2 | BS1 | BS0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

| FR | $:$ | Free Running; if $=1$ PLL is disabled and the pixel frequency keeps its last value. |
| :--- | :--- | :--- |
| AS[2:0] | $:$ | Phase constant during locking conditions. |
| BS[2:0] | $:$ | Frequency constant during locking conditions. |
| LUK | $:$ | Lock unlock status bit |
|  | $0=$ unlocked PLL |  |
|  | $1=$ Locked PLL |  |

Capture Process Time Constant (reset value: 24H)

4036 | LEN | AF2 | AF1 | AF0 | - | BF2 | BF1 | BF0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

| LEN | Lock enable <br> $0=R, G, B, F B L K$ are always enabled, <br> $1=R, G, B$, FBLK are enabled only when PLL is locked. |
| :---: | :---: |
| AF[2:0] | Phase constant during the capture process. |
| BF[2:0] | Frequency constant during the capture process. |

Initial Pixel Period (reset value: 06 H )

4037 | PP7 | PP6 | PP5 | PP4 | PP3 | PP2 | PP1 | PP0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |

$\mathrm{PP}[7: 0] \quad$ : Value to initialize the pixel period of the PLL.

## 8.4- OSD TIMINGS

The number of pixel periods is given by the LINE DURATION register and is equal to:
[LD[6:1] $\times 2+1] \times 12$.
(LD[6:1]: value of the LINE DURATION register).
This value is used to define the horizontal size of the characters.
The horizontal left margin is given by the HORIZONTAL DELAY register and is equal to:
(DD[7:0] -6) $\times 6+54$
(DD[7:0]: value of the DISPLAY DELAY register).
This value is used to define the horizontal position of the characters on the screen. Due to internal logic, minimum horizontal delay is fixed at 4.5 characters ( 54 pixel) when DD is even and inferior or equal to 6 , and it is fixed at 5 characters ( 60 pixel) when DD is odd and inferior or equal to 7 .

## 8.5 - PLL

The PLL function of the STV9432 provides the internal pixel clock locked on the horizontal synchro signal and used by the display processor to generate the $\mathrm{R}, \mathrm{G}, \mathrm{B}$ and fast blanking signals. It is made of 2 PLLs. The first PLL which is analog (see Figure 6) provides a high frequency that is 40 times the internal oscillator frequency, or 320 MHz . This high frequency clock is used by the Display controller.
The 320 MHz frequency is then divided by three. The resulting 106.7 MHz clock is used by the Video timings analysis block.

The second PLL, fully digital (see Figure 7), provides a pixel frequency locked on the horizontal synchro signal. The ratio between the frequencies of these 2 signals is:
$M=12 \times(\operatorname{LD}[6: 1] \times 2+1)$ where $\operatorname{LD}[6: 1]$ is the value of the LINE DURATION register.

Figure 6. Analog PLL


Figure 7. Digital PLL


### 8.5.1 - Programming of the PLL Registers Initial Pixel Period (@4037)

This register allows to increase the speed of the PLL convergence when the horizontal frequency changes (new graphic standard).
The relationship between PP[7:0], LD[6:1], f HSYNC and $\mathrm{f}_{\mathrm{OSC}}$ is:


## Locking Condition Time Constant (@ 4035)

This register provides the AS[2:0] and BS[2:0] constants used by the algo part of the PLL (see Figure 6). These two constants as well as the phase error (err(n)) give the new value (Dn) of the high frequency signal division. Consequently, AS[2:0] and BS[2:0] fix the pixel clock frequency. These two constants are used only in locking condition, if the phase error is inferior to a fixed value during at least 4 scan lines. If the phase error becomes superior to the fixed value, the PLL is not in locking condition but in capture process. In this case, the algo part of the PLL uses the other constants $A F[2: 0]$ and $B F[2: 0]$ from the next register.

## Capture Process Time Constant (@ 4036)

The choice between these two time constants (locking condition or capture process) allows to decrease the capture process time by changing the time response of the PLL.

### 8.5.2 - How to choose the time constant value

The time response of the PLL is given by its characteristic equation which is:
$(x-1)^{2}+(\alpha+\beta) \cdot(x-1)+\beta=0$
Where:
$\alpha=3 \cdot \operatorname{LD}[6: 1] \cdot 2^{A-11}$ and $\beta=3 \cdot \operatorname{LD}[6: 1] \cdot 2^{B-19}$ (LD[6:1] = value of the LINE DURATION register,
A = value of the 1st time constant, AF or AS and $B=$ value of the $2^{d}$ time constant, $B F$ or $B S$ ).
As can be seen, the solution depends only on the LINE DURATION and the TIME CONSTANTS given by the $I^{2} \mathrm{C}$ registers.

If $(\alpha+\beta)^{2}-4 \beta \geq 0$ and $2 \alpha-\beta<4$, the PLL is stable and its response is as shown in Figure 15.
If $(\alpha+\beta)^{2}-4 \beta \leq 0$, the response of the PLL is as shown in Figure 9. In this case the PLL is stable if $\tau>0.7$ damping coefficient.
Table 3 gives some good values for $A$ and $B$ constants for different values of the LINE DURATION.

Figure 8. Time Response of the PLL/ Characteristic equation solutions (with real solutions)


Figure 9. Time Response of the PLL/ Characteristic equation solutions (with complex solutions)


Table 3 Valid Time Constants Examples

| $B \backslash A$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | YYYY | YYYY | YYYY | YYYN | YNNN | NNNN | NNNN |
| 1 | YYYY | YYYY | YYYY | YYYN | YNNN | NNNN | NNNN |
| 2 | NYYY | YYYY | YYYY | YYYN | YNNN | NNNN | NNNN |
| 3 | NNNY | YYYY | YYYY | YYYN | YNNN | NNNN | NNNN |
| 4 | NNNN | NYYY ${ }^{(1)}$ | YYYY | YYYN | YNNN | NNNN | NNNN |
| 5 | NNNN | NNNY | YYYY | YYYN | YNNN | NNNN | NNNN |
| 6 | NNNN | NNNN | NYYY | YYYN | YNNN | NNNN | NNNN |
| 7 | NNNN | NNNN | NNNY | YYYN | YNNN | NNNN | NNNN |

Notes: - Table meaning: $\mathrm{N}=$ No possible capture - No stability, $\mathrm{Y}=\mathrm{PLL}$ can lock.

- Case of $A[2: 0]=1$ (001) and B[2:0] = 4 (100):

| LD[6:1] | 8 | 16 | 24 | 32 |
| :--- | :---: | :---: | :---: | :---: |
| Valid Time Constants | N | Y | Y | Y |

Figure 10. APPLICATION DIAGRAM

PACKAGE MECHANICAL DATA
24 PINS - PLASTIC DIP (SHRINK)


| Dimensions | Millimeters |  |  | Inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. | Min. | Typ. | Max. |
| A |  |  | 5.08 |  |  | 0.20 |
| A1 | 0.51 |  |  | 0.020 |  |  |
| A2 | 3.05 | 3.30 | 4.57 | 0.120 | 0.130 | 0.180 |
| B | 0.36 | 0.46 | 0.56 | 0.0142 | 0.0181 | 0.0220 |
| B1 | 0.76 | 1.02 | 1.14 | 0.030 | 0.040 | 0.045 |
| C | 0.23 | 0.25 | 0.38 | 0.0090 | 0.0098 | 0.0150 |
| D | 22.61 | 22.86 | 23.11 | 0.890 | 0.90 | 0.910 |
| E | 7.62 |  | 8.64 | 0.30 |  | 0.340 |
| E1 | 6.10 | 6.40 | 6.86 | 0.240 | 0.252 | 0270 |
| e |  | 1.778 |  |  | 0.070 |  |
| e1 |  | 7.62 |  |  | 0.30 |  |
| e2 |  |  | 10.92 |  |  | 0.430 |
| e3 |  |  | 1.52 |  |  | 0.060 |
| L | 2.54 | 3.30 | 3.81 | 0.10 | 0.130 | 0.150 |

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics.
© 2000 STMicroelectronics - All Rights Reserved
Purchase of $I^{2} C$ Components of STMicroelectronics, conveys a license under the Philips $\mathrm{I}^{2} \mathrm{C}$ Patent. Rights to use these components in a $I^{2} C$ system, is granted provided that the system conforms to the $I^{2} C$ Standard Specifications as defined by Philips.

STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Korea - Malaysia - Malta -
Mexico - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand -
United Kingdom - U.S.A.
http://www.st.com

# Copyright © Each Manufacturing Company. 

All Datasheets cannot be modified without permission.

This datasheet has been download from : www.AllDataSheet.com

100\% Free DataSheet Search Site.
Free Download.
No Register.
Fast Search System.
www.AllDataSheet.com

