－MULTIFUNCTION OSD FOR MONITOR
－INCLUDES FACILITIES FOR CUT－OFF VOLT－ AGE MONITORING：
－THREE 8 BITS ADC INPUTS
－ADC TRIGGER DURING RETRACE TIME OF A PROGRAMMED LINE
－INCLUDES FACILITIES FOR SCREEN SIZE \＆ CENTERING AUTO SETUP
－HS，VS，VIDEO TIMING MEASUREMENTS
－100MHz MAX．PIXEL CLOCK，AVAILABLE FOR ANY LINE FREQUENCY BETWEEN 15 AND 140 kHz
－ $12 \times 18$ CHARACTER ROM FONT INCLUDES：
－ 240 MONOCOLOR CHARACTERS
－ 16 MULTICOLOR CHARACTERS
－CHARACTER FLASHING
－UP TO 1K CHARACTERS TEXT DISPLAY
－ULTRA HIGH FREQUENCY PLL FOR
－JITTER－FREE DISPLAY
－FLEXIBLE DISPLAY：
－ANY CHARACTER WIDTH AND HEIGHT
－ANYWHERE IN THE SCREEN
－SINGLE BYTE CHARACTER CODES AND COLOR LOOK－UP TABLE FOR EASY PRO－ GRAMMING AND FAST ACCESS
－CHARACTER FLIP OPERATIONS
－WIDE DISPLAY WINDOW ALLOWS PATTERN GENERATION FOR FACTORY ADJUSTMENTS
－$I^{2} C$ BUS MCU INTERFACE
－FIVE 8 BITS PWM DAC OUTPUTS

## DESCRIPTION

Connected to a host MCU via its serial $I^{2} \mathrm{C}$ Bus，the STV9432TAP is a multifunction slave peripheral device integrating the following blocks：
－On－screen Display．It includes a MASK PRO－ GRAMMABLE ROM that holds the CUSTOM CHARACTER FONT，a 1Kbytes RAM that stores the code strings of the different lines of text to be displayed，and a set of registers to program char－ acter sizes and colors．A built－in digital PLL，oper－
ating at very high frequency，gives an accurrate display without visible jitter for a wide line fre－ quency range from 15 to 140 kHz ．
－Cut－off Monitoring Circuitry includes： $5 \times 8$ bits PWM DACs， $3 \times 8$ bits ADCs and a programmable ADC sampling trigger．It gives the possibility to measure the three beam currents，during the hori－ zontal flyback，at a given line in the frame，pro－ vided that the three ADC inputs are connected to a beam current sensing circuitry．The values are stored in three BEAM CURRENT REGISTERS， and available for MCU read．
－Video Timing Analyzer．Using the Horizontal Sync， Vertical Sync，Horizontal Flyback，and＂Video Active＂inputs，a set of counters give the different timing measurements necessary to analyze the current Video timing characteristics in order to make the automatic set－up of screen size and cen－ tering．The measurements are initialized on the same programmable trigger line than in the above cut－off monitoring circuitry．


Version 4.0

1 - PIN CONNECTIONS


## 2 - PIN DESCRIPTION

| Pin Number | Symbol | Type | Description |
| :---: | :---: | :---: | :---: |
| 1 | FILTER | I/O | PLL Filter |
| 2 | AGND | Power | Analog Ground |
| 3 | SDA | I/O | $1^{2} \mathrm{C}$ Bus Serial Data |
| 4 | SCL | I | ${ }^{2} \mathrm{C}$ C Bus Serial Clock |
| 5 | HS | I | Horizontal Sync Input |
| 6 | VS | I | Vertical Sync Input |
| 7 | HFLY | I | Horizontal Flyback Input |
| 8 | AV | I | Active Video Input |
| 9 | $\mathrm{DV}_{\mathrm{DD}}$ | Power | Digital +5V Power Supply |
| 10 | $\mathrm{DV}_{\text {SS }} / \mathrm{OV}_{\text {SS }}$ | Power | Digital and RGB Output Ground |
| 11 | XTI | I | Crystal Oscillator Input |
| 12 | XTO | O | Crystal Oscillator Output |
| 13 | PWM1 | O | PWM DAC Output 1 |
| 14 | PWM2 | 0 | PWM DAC Output 2 |
| 15 | PWM3 | 0 | PWM DAC Output 3 |
| 16 | PWM4 | 0 | PWM DAC Output 4 |
| 17 | PWM5 | 0 | PWM DAC Output 5 |
| 18 | ROUT | 0 | Red Output |
| 19 | GOUT | 0 | Green Output |
| 20 | BOUT | 0 | Blue Output |
| 21 | FBLK | O | Fast Blanking Output |
| 22 | OV ${ }_{\text {DD }}$ | Power | +5V Supply for the RGB Outputs |
| 23 | $\mathrm{AV}_{\mathrm{DD}}$ | Power | Analog +5V Power Supply |
| 24 | BCI | I | Blue Beam Current Input |
| 25 | GCI | I | Green Beam Current Input |
| 26 | RCI | I | Red Beam Current Input |
| 27 | ADCREF | I/O | ADC Reference Voltage Pin |
| 28 | TEST | I/O | Pin to be connected to ground |

## 3 - BLOCK DIAGRAM



## 4 - ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{AV}_{\mathrm{DD}}, \mathrm{DV}_{\mathrm{DD}}, \mathrm{OV}_{\mathrm{DD}}$ | Supply Voltage | $-0.3,+6.0$ | V |
| $\mathrm{~V}_{\mathrm{IN}}$ | Input Voltage | $\mathrm{V}_{\mathrm{SS}}-0.3, \mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{~T}_{\text {oper }}$ | Operating Temperature | $0,+70$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature | $-40,+125$ | ${ }^{\circ} \mathrm{C}$ |

## 5 - ELECTRICAL CHARACTERISTICS

( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0$ to $70^{\circ}$, unless otherwise specified)

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY |  |  |  |  |  |
| $\mathrm{AV}_{\mathrm{DD}}, \mathrm{DV}_{\mathrm{DD}}, O V_{\mathrm{DD}}$ | Supply Voltage | 4.75 | 5 | 5.25 | V |
| $\mathrm{Al}_{\mathrm{DD}}+\mathrm{DI}_{\mathrm{DD}}+\mathrm{Ol}_{\mathrm{DD}}$ | Analog and Digital Supply Current | - | - | 150 | mA | INPUTS (SCL, SDA)


| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage |  |  | 0.8 | V |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.4 |  |  | V |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Leakage Current | -1 |  | +1 | $\mu \mathrm{~A}$ |

INPUTS (HS, VS, AV, HFLY)

| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage |  |  | 0.8 | V |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High VoltageHS, VS, AV <br> HFLY | 2.4 <br> 3.6 |  |  | V |
| $\mathrm{~V}_{\text {HYST }}$ | Schmidt Trigger Hysteresis |  | 0.4 |  | V |
| $\mathrm{I}_{\mathrm{PU}}$ | Pull-up Source Current $\left(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\right)$ |  | 100 |  | $\mu \mathrm{~A}$ |
| $\mathrm{H}_{\text {SIN }}$ | Horinzontal Synchro Input Range | 15 | - | 140 | kHz |

OUTPUTS (SDA open drain)

| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage ( $\mathrm{IOL}^{\text {a }}$ 3mA) | 0 | 0.4 | V |
| :---: | :---: | :---: | :---: | :---: |
| OUTPUTS (R, G, B, FBLK) |  |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage (loL = 3mA) | 0 | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage ( $\mathrm{l}_{\mathrm{OH}}=3 \mathrm{~mA}$ ) | $0.8 \mathrm{~V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | V |

## OSCILLATOR (XTI, XTO)

| $\mathrm{I}_{\text {IL }}$ | XTI Input Source Current ( $\left.\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\right)$ | 3 |  | 15 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{H}}$ | XTI Input Sink Current ( $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ ) | 3 |  | 15 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | XTI Input Low Voltage |  |  | 1.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | XTI Input High Voltage | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | XTI Output Low Voltage ( $\mathrm{I}_{\text {OL }}=3 \mathrm{~mA}$ ) | 0 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | XTI Output High Voltage ( $\mathrm{l}_{\text {OH }}=3 \mathrm{~mA}$ ) | $0.8 \mathrm{~V}_{\mathrm{DD}}$ |  | $\mathrm{V}_{\text {DD }}$ | V |
| ADCREF |  |  |  |  |  |
| $\mathrm{V}_{\text {REF }}$ | Output Voltage Reference |  | 3.3 |  | V | 8 BITS PWM DACs 1,2,3,4,5


| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage $\left(\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}\right)$ | 0 |  | 0.4 | V |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High Voltage $\left(\mathrm{l}_{\mathrm{OH}}=-0.8 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{CC}}-0.5$ |  |  | V |
| $\mathrm{t}_{\mathrm{PWM}}$ | PWM Period |  | 256 |  | $\mathrm{t}_{\mathrm{OSC}}$ |


| POWER-ON RESET |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- |
| DV |  |  |  |  |
| DDTH | Supply Threshold Level |  | 3.6 | V |


| $\mathrm{V}_{\text {IN }}$ | Input Voltage | 0 |  | $\mathrm{~V}_{\text {ADCREF }}$ | V |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{Z}_{\text {IN }}$ | Input Impedance |  | 100 |  | $\mathrm{k} \Omega$ |
| $\mathrm{V}_{\text {OFF }}$ | Input Offset Voltage |  |  | 3 | LSB |
| $\mathrm{I}_{\text {LEAK }}$ | Input Leakage Current |  | 0 | 50 | $\mu \mathrm{~A}$ |
| ILE | Integral Linearity Error (Note 2) | -2 |  | +2 | LSB |
| DLE | Differential Linearity Error (Note 2) | -0.5 |  | +0.5 | LSB |

## 6 - TIMINGS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OSCILLATOR |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{OSC}}$ | Clock Frequency |  | 8 |  | MHz |
| $\mathrm{f}_{\text {PXL }}$ | Maximum Pixel Frequency |  |  | 100 | MHz |

R, G, B, FBLK (CLOAD $=30 \mathrm{pF})$

| $\mathrm{t}_{\mathrm{R}}$ | Rise Time (see Note 1) |  | 5 |  |
| :---: | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time (see Note 1) |  | 5 |  |
| $\mathrm{t}_{\text {SKEW }}$ | Skew between R, G, B, FBLK |  | 5 | ns |

${ }^{2} \mathrm{C}$ INTERFACE: SDA AND SCL (see Figure 1)

| $\mathrm{f}_{\text {SCL }}$ | SCL Clock Frequency | 0 |  | 400 | kHz |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {BUF }}$ | Time the bus must be free between 2 access | 500 |  |  | ns |
| $\mathrm{t}_{\text {HDS }}$ | Hold Time for Start Condition | 500 |  |  | ns |
| $\mathrm{t}_{\text {SUP }}$ | Set up Time for Stop Condition | 500 |  |  | ns |
| $\mathrm{t}_{\text {LOW }}$ | The Low Period of Clock | 400 |  |  | ns |
| $\mathrm{t}_{\text {HIGH }}$ | The High Period of Clock | 400 |  |  | ns |
| $\mathrm{t}_{\text {HDAT }}$ | Hold Time Data | 0 |  |  | ns |
| $\mathrm{t}_{\text {SUDAT }}$ | Set up Time Data | 500 |  | ns |  |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time of SDA |  |  | ns |  |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time of both SCL and SDA | Depend on the pull-up resistor and the |  |  |  |
| load capacitance |  |  |  |  |  |

## ANALYZER (HS, HFLY, AV)

| $\mathrm{t}_{\text {HLOW }}$ | Low Pulse Width (see Note 3) | 2 |  | 4091 | $\mathrm{t}_{\text {HTIM }}$ |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {HHIGH }}$ | High Pulse Width | 2 |  | 4091 | $\mathrm{t}_{\text {HTIM }}$ |
| Hs | Hs Frequency |  |  | Hfly |  |

ANALYZER (VS)

| $\mathrm{t}_{\text {VLOW }}$ | Low Pulse Width | 2 |  | 4091 | Lines |
| :---: | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{VHIGH}}$ | High Pulse Width | 2 |  | 4091 | Lines |

Notes:

- These parameters are not tested on each unit. They are measured during our internal qualification procedure which includes characterization on batches coming from corners of our processes and also temperature characterization.
- The ADC measurements are dependant on the noise. The test is done by correlation in order to screen out marginal devices.
$-\mathrm{t}_{\text {HTIM }}=3 \mathrm{t}_{\text {OSc }}: 40$.
Figure 1.



## 7 - SERIAL INTERFACE

The 2 -wires serial interface is an $I^{2} \mathrm{C}$ interface. To be connected to the $\mathrm{I}^{2} \mathrm{C}$ bus, a device must own its slave address; the slave address of the STV9432TAP is BA (in hexadecimal).

| A6 | A5 | A4 | A3 | A2 | A1 | A0 | RW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 1 | 1 | 0 | 1 |  |

## 7.1 - Data Transfer in Write Mode

The host MCU can write data into the STV9432TAP registers or RAM.
To write data into the STV9432TAP, after a start, the MCU must send (Figure 2):

- First, the $\mathrm{I}^{2} \mathrm{C}$ address slave byte with a low level for the R/W bit,
- The two bytes of the internal address where the MCU wants to write data,
- The successive bytes of data.

All bytes are sent MSB bit first and the write data transfer is closed by a stop.

## 7.2 - Data Transfer in Read Mode

The host MCU can read data from the STV9432TAP register, RAM or ROM.
To read data from the STV9432TAP (Figure 3), the MCU must send 2 different $I^{2} \mathrm{C}$ sequences. The first one is made of $I^{2} \mathrm{C}$ slave address byte with R/W bit at low level and the 2 internal address bytes.
The second one is made of $I^{2} \mathrm{C}$ slave address byte with R/W bit at high level and all the successive data bytes read at successive addresses starting from the initial address given by the first sequence.

Figure 2. $I^{2} \mathrm{C}$ Write Operation


Figure 3. $I^{2} \mathrm{C}$ Read Operation


## 7.3-ADDRESSING SPACE

### 7.3.1 - General Mapping

STV9432TAP registers, RAM and ROM are mapped in a 32Kbytes addressing space.
The mapping is the following:

| $\begin{aligned} & 0000 \\ & \text { 03FF } \end{aligned}$ | 1024 bytes RAM | Descriptors and character codes |
| :---: | :---: | :---: |
| $\begin{aligned} & 0400 \\ & 07 F F \end{aligned}$ | Empty Space |  |
| $\begin{aligned} & 0800 \\ & \text { 3FFF } \end{aligned}$ | Character Generator ROM |  |
| $\begin{aligned} & 4000 \\ & 403 F \end{aligned}$ | Internal Registers |  |
| $\begin{aligned} & 4040 \\ & \text { 7FFF } \end{aligned}$ | Empty Space |  |

Important Notice: All 16 bits datas are mapped LSB byte at lower address and MSB byte at higher address.

- Example: H1 12 bits register: @4000: 8 LSB bits - @4001: 4 MSB bits.
- Descriptors must also be written to RAM LSB byte first.


### 7.3.2 - $I^{2} \mathrm{C}$ Registers Mapping

| 4000 | H1 LSB | 4024 | Color 4 |
| :---: | :---: | :---: | :---: |
| 4001 | H1 MSB | 4025 | Color 5 |
| 4002 | H2 LSB | 4026 | Color 6 |
| 4003 | H2 MSB | 4027 | Color 7 |
| 4004 | H3 LSB | 4028 | Color 8 |
| 4005 | H3 MSB | 4029 | Color 9 |
| 4006 | H4 LSB | 402A | Color 10 |
| 4007 | H4 MSB | 402B | Color 11 |
| 4008 | H5 LSB | 402C | Color 12 |
| 4009 | H5 MSB | 402D | Color 13 |
| 400A | H6 LSB | 402E | Color 14 |
| 400B | H6 MSB | 402F | Color 15 |
| 400C | V1 LSB | 4030 | Line Duration |
| 400D | V1 MSB | 4031 | Top Margin |
| 400E | V2 LSB | 4032 | Horizontal Delay |
| 400F | V2 MSB | 4033 | Character Height |
| 4010 | V3 LSB | 4034 | Display Control |
| 4011 | V3 MSB | 4035 | Locking Time Constant |
| 4012 | RCI | 4036 | Capture Time Constant |
| 4013 | GCl | 4037 | Initial Pixel Period |
| 4014 | BCI | 4038 | PWM1 |
| 4015 | SBN | 4039 | PWM2 |
| 4016 | TIMG | 403A | PWM3 |
| 4017-401F | Reserved | 403B | PWM4 |
| 4020 | Color 0 | 403C | PWM5 |
| 4021 | Color 1 | 403D-403E | Reserved |
| 4022 | Color 2 | 403F | RST |
| 4023 | Color 3 | 4040-7FFF | Reserved |

## 8 - TIMING ANALYZER

## 8.1 - VIDEO HORIZONTAL TIMINGS

All horizontal timing measurements use a 106.7 MHz clock. This clock is made from the internal oscillator: $f_{\text {HTIM }}=40 f_{\text {OSC }}: 3$. These twelve bits read-only registers read time measurements, given in $t_{\text {HTIM }}$ units.
They hold the value of the last measurement that was initiated by $\mathrm{I}^{2} \mathrm{C}$ command (see TIMG Register).
Figure 4.


H1 Register: $H$ sync to Active video, min of $C$ to $A$

| 4000 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4001 | | H1.7 | H 1.6 | H 1.5 | H 1.4 | H 1.3 |
| :---: | :---: | :---: | :---: | :---: |
|  | - | - | - | - |
| H 1.2 | H 1.11 | H 1.10 | H 1.9 | H 1.8 |

H2 Register: Active video to $H$ sync, min of $B$ to $C^{\prime}$
4002
4003

| H2.7 | H2.6 | H2.5 | H2.4 | H2.3 | H2.2 | H2.1 | H2.0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | H2.11 | H2.10 | H2.9 | H2.8 |

H3 Register: Line period, $C$ to $C^{\prime}$

| 4004 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4005 | | H3.7 | H3.6 | H3.5 | H3.4 | H3.3 |
| :---: | :---: | :---: | :---: | :---: |
|  | - | - | - | - |
| H3.2 | H3.1 | H3.0 |  |  |

H4 Register: H Fly to H sync, E to C

| 4006 |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | H 4.7 | H 4.6 | H 4.5 | H 4.4 | H 4.3 | H 4.2 | H 4.1 | H 4.0 |
|  | - | - | - | - | H 4.11 | H 4.10 | H 4.9 | H 4.8 |

H5 Register: H sync to H Fly, C to E'

| 4008 |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | H 5.7 | H 5.6 | H5.5 | H5.4 | H5.3 | H5.2 | H5.1 | H5.0 |
|  | - | - | - | - | H5.11 | H5.10 | H5.9 | H5.8 |

H6 Register: H fly pulse, E to F

| 400A |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | H60. | H6.6 | H6.5 | H6.4 | H6.3 | H6.2 | H6.1 | H6.0 |
|  | - | - | - | - | H6.11 | H6.10 | H6.9 | H6.8 |

## 8.2 - VIDEO VERTICAL TIMINGS

These twelve bits read-only registers read time measurements, given in number of scan lines. They hold the value of the last measurement that was initiated by $\mathrm{I}^{2} \mathrm{C}$ command (see TIMG Register).

Figure 5.
$\square$

V1 Register: V sync to Active video, min. of $K$ to $A$

| 400C | V 1.7 | V 1.6 | V 1.5 | V 1.4 | V 1.3 | V 1.2 | V 1.1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | - | - | - | - | V 1.11 | V 1.10 | V 1.9 |
| V 1.8 |  |  |  |  |  |  |  |

V2 Register: Active video to $V$ sync, min. of $B$ to $K^{\prime}$

| 400E |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 400 F 2.7 | V 2.6 | V 2.5 | V 2.4 | V 2.3 | V 2.2 | V 2.1 | V 2.0 |
|  | - | - | - | V 2.11 | V 2.10 | V 2.9 | V 2.8 |

V3 Register: Number of lines per frame, K to K'

| 4010 |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | V 3.7 | V 3.6 | V 3.5 | V 3.4 | V 3.3 | V 3.2 | V 3.1 | V 3.0 |
|  | - | - | - | - | V 3.11 | V 3.10 | V 3.9 | V 3.8 |

## 8.3 - TIMING ANALYSIS TRIGGER

The Timing Analysis is performed according to the setting of SBN and TIMG registers:

### 8.3.1-SBN Register

This 8 bits register holds the "sampling bloc" number.
The sampling bloc is a set of 4 consecutive scan lines, the first of which is used for sampling the video timings or Beam currents.
The reset value of this register is 0 .

4015 | SBN7 | SBN6 | SBN5 | SBN4 | SBN3 | SBN2 | SBN1 | SBN0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 8.3.2 - TIMG Register

$4016 \quad$| STM | NFR1 | NFR0 | ADCDLY3 | ADCDLY2 | ADCDLY1 | ADCDLY0 | SELECT |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

This 8 bits register holds the following parameters:

| STM | Start Measurement Bit. This bit has to be forced to 1 by $I^{2} C$ to start the measurement sequence, depending on the measurement selection bit. When measurement is completed the IC will reset this bit to 0 . |
| :---: | :---: |
| NFR [1:0] | NFR number of measurement frames, 1 to 4 frames |
| ADCDLY[3:0] | Cut-off Beam current ADC sampling delay time: 0 to $15 \times \mathrm{t}_{\text {OSC }}$, by $\mathrm{t}_{\text {OSc }}$ steps |
| SELECT | Selection of Beam current measurement (0) or Timing measurement (1) |

To initiate a Timing Analysis cycle:

- program the Sampling Bloc Number in the SBN Register,
- program the TIMG Register, with: "SELECT" bit =1, "NFR" bits specify the number of measurement frames (H1, H2, V1, V2), "STM" bit = 1 (Start Measurement).
As soon as the measurement cycle is finished, the "STM" bit is automatically reset by the device.
After a Timing Analysis cycle, reading a zero in STM bit of TIMG register means that the measurement is completed and the mcu may read the results in Hi and Vi registers.

Figure 6. Video Timing Measurement sequence - "Select bit = 1" (TIMG register, bit 0)


## 9 - BEAM CURRENTS MEASUREMENT

## 9.1 - BEAM CURRENT MEASUREMENT REGISTERS

The Beam Current Measurement circuitry uses three $A$ to $D$ converters, sampled at $f_{\text {Osc }}$ frequency. These three 8 bits registers read the values of the last Beam currents measurement, initiated by ${ }^{2} \mathrm{C}$ command (see TIMG register).
RCI Register: Red Beam Current Input

4012 | RCl7 | RCl6 | RCl5 | RCII4 | RCl3 | RCl2 | RCl1 | RCI0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |

GCI Register: Green Beam Current Input

4013 | GCl7 | GCl6 | GCl5 | GCI4 | GCl3 | GCI2 | GCl1 | GCl0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

BCI Register: Blue Beam Current Input

4014 | BCl 7 | BCl 6 | BCl 5 | BCl 4 | BCl 3 | BCl 2 | BCl 1 | $\mathrm{BCl0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## 9.2 - BEAM CURRENT MEASUREMENT TRIGGER

The Beam Currents Measurement is performed according to the setting of SBN and TIMG registers :

### 9.2.1 - SBN Register

This 8 bits register holds the "sampling bloc" number. The sampling bloc is a set of 4 consecutive scan lines, the first of which is used for sampling the video timings or Beam currents. The reset value of this register is 0 .

4015 | SBN7 | SBN6 | SBN5 | SBN4 | SBN3 | SBN2 | SBN1 | SBN0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 9.2.2- TIMG Register

$4016 \quad$| STM | NFR1 | NFR0 | ADCDLY3 | ADCDLY2 | ADCDLY1 | 0 | SELECT |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

This 8 bits register holds the following parameters:
STM : Start Measurement Bit. This bit has to be forced to 1 by $I^{2} \mathrm{C}$ to start the measurement sequence, depending on the measurement selection bit. When measurement is completed the IC will reset this bit to 0 .

NFR : NFR number of measurement [1:0] frames, 1 to 4 frames
ADCDLY : Cut-off Beam current ADC sampling [3:0] delay time: 0 to $15 \times$ tosc, by tosc steps
SELECT : Selection of Beam current measurement (0) or Timing measurement (1)

When measurement is completed the IC will reset this bit to 0 . The reset value of this register is 0 .
To initiate a Beam Currents Measurement cycle:

- program the Sampling Bloc Number in the SBN Register,
- program the TIMG Register, with: "SELECT" bit = 0 , "ADCDLY" bits specify the sampling time during HFly, "STM" bit = 1 (Start Measurement).
As soon as the measurement cycle is finished, the "STM" bit is automatically reset by the device. After a Beam Currents Measurement cycle, reading a zero in STM bit of TIMG register means that the measurement is completed and the MCU may read the results in $\mathrm{RCI}, \mathrm{GCl}$, and BCI registers.

Figure 7. Beam Currents Measurement Sequence - "Select bit = 0" (TIMG register, bit 0)


## 10 - DIGITAL TO ANALOG PWM OUTPUTS

The five to A outputs PWM1 toc5 of the STV9432TAP are pulse width modulator type converter outputs. The frequency of the output signal is $\mathrm{f}_{\text {Osc }}: 256$ and the duty cycle is: Value [7:0]: 256. After an external low pass filter, the voltage value of the output is: Value [7:0] x $\mathrm{V}_{\mathrm{DD}}: 256$.
Figure 8.

10.1-PWM REGISTERS

## Pulse Width Modulator 1

$4038 \quad$| V17 | V16 | V15 | V14 | V13 | V12 | V11 | V10 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |

V1[7:0] : Digital value of the $1^{\text {st }}$ PWM D to A converter (Pin 13)
Pulse Width Modulator 2

$4039 \quad$| V27 | V26 | V25 | V24 | V23 | V22 | V21 | V20 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |

V2[7:0] : Digital value of the $2^{\text {nd }}$ PWM D to A converter (Pin 14)
Pulse Width Modulator 3

403A | V37 | V36 | V35 | V34 | V33 | V32 | V31 | V30 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

V3[7:0] : Digital value of the $3^{\text {rd }}$ PWM D to A converter (Pin 15)
Pulse Width Modulator 4

403B | V47 | V46 | V45 | V44 | V43 | V42 | V41 | V40 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

V4[7:0] : Digital value of the $4^{\text {th }}$ PWM D to A converter (Pin 16)
Pulse Width Modulator 5

403C | V57 | V56 | V55 | V54 | V53 | V52 | V51 | V50 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |

V5[7:0] : Digital value of the $5^{\text {th }}$ PWM D to A converter (Pin 17)
Note: Power-on reset default value of PWM register is OOH .

## 11 - SOFTWARE RESET REGISTER

403F | - | - | - | - | - | - | - | RST |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

To perform a software ${ }^{2} \mathrm{C}$ reset of the device, set the RST bit to ONE.
This bit will be automatically reset by the device.
Software Reset will put all Write registers at their default power-on value, and reset all internal logic blocks except the $I^{2} \mathrm{C}$ bus interface itself. It will not change the RAM contents.

## 12-ON-SCREEN DISPLAY

The STV9432TAP on-screen display is able to display any line of characters (character strip) anywhere in the screen.
Character strings are programmed by the MCU in RAM via I ${ }^{2} \mathrm{C}$ bus. Character shapes are coded in the internal ROM font. Character strips may be

## 12.1-RAM PROGRAMMING

### 12.1.1 - Two kinds of Data

Strip Descriptors and Character Codes
An OSD screen is made of a number of Character and Spacing strips.
There are two groups of Data that make one OSD screen:

- a Strip Descriptors list,
- Text strings - one per Character strip.

Each Strip is associated with a 2 bytes Strip Descriptor.
There are two kinds of Strip Descriptors:

- Character Strip Descriptors: they contain the Text string Ram address of the Character Strip,
- Spacing Strip Descriptors: they specify the vertical space height.
adjacent or separated by vertical spaces (Spacing strips)
Consequently, one display page is made of a list of Character strips and Spacing strips.
A Top Margin and a Left Margin are programmable in dedicated registers.

In the example shown in Figure 9, the OSD screen, is made of 9 strips.
In RAM, there is:

- one list of 9 Strip descriptors
(size $=9 \times 2$ bytes $=18$ bytes),
- 6 Text strings, each of them is made of the character codes of the line of text.
Text strings can be programmed anywhere in RAM. The Descriptor list can be located at 16 different addresses in RAM, this address is defined in the Display Control Register.
It is consequently possible to store up to 16 different pages in RAM.
The current Displayed page is specified in the Display Control Register. It refers to a given Page Descriptor list.
Figure 9. Display Page: list of Character and Spacing strips



### 12.1.2-Descriptors

## Spacing

| MSB | 0 | L/ C |  | - | - | - | - | - |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LSB | SL7 | SL6 | SL5 | SL4 | SL3 | SL2 | SL1 | SL0 |

L/ C : LINE or CHARACTER spacing:

$=1$, spacing descriptor defined as scan line height (SL[7:0] = 1 to 255 scan lines).
SL[7:0] : Number of selected height (character or scan lines according L/ C ).
Character

| MSB | 1 | DE | CLU3 | CLU2 | CLU1 | CLU0 | C9 | C8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | | C3 | C6 | C5 | C4 | C3 | C2 | C1 | C0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

DE : Display enable:
$=0, R=G=B=0$ and $F B L K=F B K$ bit of display control register on the whole strip, $=1$, display of the characters.
$\operatorname{CLU}[3: 0]$ : Active color selection at the begining of the strip.
C[9:1] : Address of the first character code of the strip.
C0 : Address 0 must be 0 .

### 12.1.3 - Code Format

There are basically 3 kinds of code:

- the control codes from 0 to 15 ( 00 H to 0 FH ),
- the ROM monochrome character codes from 16 to 255 (10H to FFH),
- the two bytes multicolor character codes from 08F0 to 08FF (Hex).

For code definitions see Table 1.
Table $1 \quad$ Character and Command Codes


Single byte codes 00 to 0 are command codes. Single byte codes 10 to ff are monochrome character codes. Double byte codes 08F0 to 08FF are multicolor character codes.

Figure 10. Character Font for the STV9432TAP


## Control Codes

Control codes must be followed by a displayable code, except for RTN \& EOL. They must not be used twice consecutively without a displayable code between them.
The control code CALL is preceded by an address byte. The control codes are not displayed except if mentioned.
Codes 0 to 7 (0h to 7h):
COLO to COL7 codes select 1 byte among 8 within the CLUT in RAM. The block selection is fixed by CLU3 bit of the active character descriptor (see Table 1 and Table 2).
Code 8 (08h):
Multicolor character precode, must be followed by a multicolor character number from F0h to FFh.
Code 9 (09h):
NOP: no operation is performed, can be used to spare a location in RAM for an active control code.
Codes 10 to 12 (0Ah to 0Ch):
FLIPS:
HFLIP(OBh) Horizontal Flip code flips horizontaly the following displayable code.
VFLIP(OAh) Vertical Flip code flips verticaly the following displayable code.
DFLIP(OCh) Horizontal \& Vertical Flip code flips horizontaly and verticaly the following displayable code.
Code 13 (0Dh):
CALL, this control code switch the display of the next character to the code address given by the next byte as following:
CALL CODE
(odd @) MSB
ADDRESS BYTE (even @) LSB


A[9:1] : Address of the next code to be used $(A 0)=0$ only even addresses), in low half part of RAM.
Notes:
CALL and RTN code must be used simultaneously.
CALL and RTN codes are displayed as a SPACE character.
CALL and RTN codes must be placed at odd addresses. They may be preceed by a NOP in order to place them at the right position.

Code 14 (0Eh):
RTN: return to the CALL + 1 code location (see Note).
Code 15 (0Fh):
EOL, end of line terminates the display of the current row.

## ROM Character Codes

Codes 16 to 255 (10h to FFh):
ROM monochrome character codes. The characters shapes are $12 x 18$ pixel matrix described in Figure 11.
Codes 256 to 272 (FOh to FFh):
ROM multicolor character codes. They must be preceded by the multicolor pre-code 08h. The characters shapes are $12 \times 18$ pixel matrix described in Figure 11.

### 12.1.4 - OSD Look-up Table

Color look-up table [CLUT] is read/write RAM table. Mapping address is described above in the section ROM Character Codes.
The CLUT is splitted in 2 blocks of 8 bytes. Each byte contains foreground and background informations as described below:

| TRA | BR | BG | BB | FL | FR | FG | FB |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRA | $\vdots$ | Transparent background |  |  |  |  |  |
| FL | $\vdots$ | Flashing foreground |  |  |  |  |  |
| BR, BG, BB | $\vdots$ | Background color |  |  |  |  |  |
| FR, FG, FB | $\vdots$ | Foreground color |  |  |  |  |  |

Each block may store a different set of colors. One block of colors may be used for the normal items of the menu while the second block, with brighter colors, may be used for selected items of the menu.
The block selection is done by programming bit CLU3 of CLU[3:0] of the character descriptor (see Table 2). It remains selected all the row long.
Bit CLU2, CLU1 and CLU0 of CLU[3:0] of the character descriptor select the active color at the beginning of the row.
The active color can be changed along the row, using 8 control codes COLO to COL7.
Each control code (COL0 to COL7) activate a dedicated color byte in the CLUT as described in Table 2.

Table 2 CLUT Block Selection

| CLU3 | CLU[2:0] | Code Name | Command Code (hex) | Ram @(hex) | Reset Value (hex) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Col 0 | 00 | @4020 | 07 |
|  | 1 | Col 1 | 01 | @4021 | 16 |
|  | 2 | Col 2 | 02 | @4022 | 25 |
|  | 3 | Col 3 | 03 | @4023 | 34 |
|  | 4 | Col 4 | 04 | @4024 | 43 |
|  | 5 | Col 5 | 05 | @4025 | 52 |
|  | 6 | Col 6 | 06 | @4026 | 61 |
|  | 7 | Col 7 | 07 | @4027 | 70 |
| 1 | 0 | Col 0 | 00 | @4028 | 70 |
|  | 1 | Col 1 | 01 | @4029 | 61 |
|  | 2 | Col 2 | 02 | @402A | 52 |
|  | 3 | Col 3 | 03 | @402B | 43 |
|  | 4 | Col 4 | 04 | @ 402C | 34 |
|  | 5 | Col 5 | 05 | @ 402D | 25 |
|  | 6 | Col 6 | 06 | @402E | 16 |
|  | 7 | Col 7 | 07 | @402F | 07 |

## 12.2 - OSD CONTROL REGISTERS

Line Duration (reset value: 20H)
4030

| VSP | HSP | LD6 | LD5 | LD4 | LD3 | LD2 | LD1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

VSP : V-SYNC active edge selection
$=0$, falling egde,
$=1$, rising edge.
HSP : HFLY active edge selection
$=0$, rising egde,
= 1, falling edge.
LD[6:1] : LINE DURATION
LDO $=0$
LD1 $=2$ periods of character One character period is 12 pixels long.

Top Margin (reset value: 30 H )

4031 | M9 | M8 | M7 | M6 | M5 | M4 | M3 | M2 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |

M[9:2] : TOP MARGIN height from the VSYNC reference edge.

$$
\mathrm{M} 0=0, \mathrm{M} 1=0
$$

$$
\mathrm{M} 2=4 \text { scan lines }
$$

Note: The top margin is displayed before the first strip of descriptor list. It can be black if FBK of DISPLAY CONTROL register is set or transparent if FBK is clear.

## Horizontal Delay (reset value: 20H)

4032

| DD7 | DD6 | DD5 | DD4 | DD3 | DD2 | DD1 | DD0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DD[7:0] : HORIZONTAL DISPLAY DELAY from the HSYNC reference edge to the $1^{\text {st }}$ pixel position of the character strips.
Unit $=6$ pixel periods. Minimum value is 08 H . First pixel position $=[\mathrm{DD}[7: 0]-6] \times 6+54$ with
$\mathrm{DD}[7: 0]=0,2,4,6$ delay is 54 pixel and with $\operatorname{DD}[7: 0]=1,3,5$ delay is 60 pixel

Character Height (reset value: 24H)

4033 | - | - | CH 5 | CH 4 | CH 3 | CH 2 | CH 1 | CH 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$\mathrm{CH}[5: 0] \quad$ : HEIGHT of the character strips in scan lines. For each scan line, the number of the slice which is displayed is given by:
SLICE-NUMBER =
round
$\frac{\text { SCAN-LINE-NUMBER } \times 18)}{\mathrm{CH}[5: 0]}$
SCAN-LINE-NUMBER $=$ Number of the current scan line of the strip.
Display Control (reset Value: 00H)

4034 | OSD | FBK | FL1 | FL0 | P9 | P8 | P7 | P6 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



Capture Process Time Constant (reset value: 24H)

4036 | LEN | AF2 | AF1 | AF0 | - | BF2 | BF1 | BF0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

LEN : Lock enable
$0=R, G, B, F B L K$ are always enabled, $1=R, G, B$, , FBLK are enabled only when PLL is locked.
AF[2:0] : Phase constant during the capture process.
$\mathrm{BF}[2: 0]$ : Frequency constant during the capture process.
Initial Pixel Period (reset value: 06H)

4037 | PP7 | PP6 | PP5 | PP4 | PP3 | PP2 | PP1 | PP0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$\mathrm{PP}[7: 0] \quad: \quad$ Value to initialize the pixel period of the PLL.

## 12.3- OSD TIMINGS

The number of pixel periods is given by the LINE DURATION register and is equal to:
[LD[6:1] x 2 + 1] x 12.
(LD[6:1]: value of the LINE DURATION register).
This value allows to define the horizontal size of the characters.
The horizontal left margin is given by the HORIZONTAL DELAY register and is equal to:
(DD[7:0] -6) $\times 6+54$
(DD[7:0]: value of the DISPLAY DELAY register).
This value allows to define the horizontal position of the characters on the screen. Due to internal logic, minimum horizontal delay is fixed at 4.5 characters ( 54 pixel) when DD is even and lower or equal to 6 , and it is fixed at 5 characters ( 60 pixel) when DD is odd and lower or equal to 7 .

## 12.4 - PLL

The PLL function of the STV9432TAP provides the internal pixel clock locked on the horizontal synchro signal and used by the display processor to generate the R, G, B and fast blanking signals. It is made of 2 PLLs. The first one analog (see Figure 11) provides a high frequency that is 40 times the internal oscillator frequency, or 320 MHz . This high frequency clock is used by the Display controller.
The 320 MHz frequency is then divided by three. The resulting 106.7 MHz clock is used by the Video timings analysis block.
The second PLL, full digital (see Figure 12), provides a pixel frequency locked on the horizontal synchro signal. The ratio between the frequencies of these 2 signals is:
$M=12 \times(L D[6: 1] \times 2+1)$ where LD[6:1] is the value of the LINE DURATION register.

Figure 11. Analog PLL


Figure 12. Digital PLL


### 12.4.1 - Programming of the PLL Registers Initial Pixel Period (@4037)

This register allows to increase the speed of the convergence of the PLL when the horizontal frequency changes (new graphic standard). The relationship between PP[7:0], LD[6:1], fHSYNC and $f_{\text {osc }}$ is:

$$
\operatorname{PP}[7: 0]=\operatorname{round}\left(\frac{40 \cdot f \mathrm{fOSC}}{6 \cdot(2 \cdot L D+1) \cdot f_{\text {HSYNC }}}\right)
$$

## Locking Condition Time Constant (@ 4035)

This register provides the $\mathrm{AS}[2: 0]$ and $\mathrm{BS}[2: 0]$ constants used by the algo part of the PLL (see Figure 11). These two constants as well as the phase error err(n) give the new value $D(n)$ of the high frequency signal division. AS[2:0] and BS[2:0] fix the pixel clock frequency. These two constants are used only in locking condition, if the phase error is inferior to a fixed value during at least 4 scan lines. If the phase error becomes greater than this fixed value, the PLL is not in locking condition but in capture process. In this case, the algo part of the PLL used the other constants, $\operatorname{AF}[2: 0]$ and $B F[2: 0]$, given by the next register.

## Capture Process Time Constant (@ 4036)

The choice between these two time constants (locking condition or capture process) allows to decrease the capture process time by changing the time response of the PLL.

### 12.4.2 - How to choose the time constant value

The time response of the PLL is given by its characteristic equation which is:
$(x-1)^{2}+(\alpha+\beta) \cdot(x-1)+\beta=0$
Where:
$\alpha=3 \cdot \operatorname{LD}[6: 1] \cdot 2^{\mathrm{A}-11}$ and $\beta=3 \cdot \operatorname{LD}[6: 1] \cdot 2^{B-19}$ (LD[6:1] = value of the LINE DURATION register, A = value of the 1st time constant, AF or AS and $\mathrm{B}=$ value of the $2^{\mathrm{d}}$ time constant, BF or BS ).
As you can see, the solution depends only on the LINE DURATION and the TIME CONSTANTS given by the $I^{2} \mathrm{C}$ registers.
If $(\alpha+\beta)^{2}-4 \beta \geq 0$ and $2 \alpha-\beta<4$, the PLL is stable and its response is like that presented in Figure 14.
If $(\alpha+\beta)^{2}-4 \beta \leq 0$, the response of the PLL is like that presented in Figure 15. In this case the PLL is stable if $\tau>0.7$ damping coefficient). Table 3 gives some good values for $A$ and $B$ constants for different values of the LINE DURATION.

Figure 13. Time Response of the PLL/ Characteristic equation solutions (with real solutions)


Figure 14. Time Response of the PLL/ Characteristic equation solutions (with complex solutions)


Table $3 \quad$ Valid Time Constants Examples

| $\mathrm{B} \backslash \mathrm{A}$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | YYYY | YYYY | YYYY | YYYN | YNNN | NNNN | NNNN |
| 1 | YYYY | YYYY | YYYY | YYYN | YNNN | NNNN | NNNN |
| 2 | NYYY | YYYY | YYYY | YYYN | YNNN | NNNN | NNNN |
| 3 | NNNY | YYYY | YYYY | YYYN | YNNN | NNNN | NNNN |
| 4 | NNNN | NYYY $^{(1)}$ | YYYY | YYYN | YNNN | NNNN | NNNN |
| 5 | NNNN | NNNY | YYYY | YYYN | YNNN | NNNN | NNNN |
| 6 | NNNN | NNNN | NYYY | YYYN | YNNN | NNNN | NNNN |
| 7 | NNNN | NNNN | NNNY | YYYN | YNNN | NNNN | NNNN |

Note : Case of A[2:0] = 1 (001) and B[2:0] = 4 (100):

| LD[6:1] | 8 | 16 | 24 | 32 |
| :--- | :---: | :---: | :---: | :---: |
| Valid Time Constants | N | Y | Y | Y |

Table meaning: $\mathrm{N}=$ No possible capture - No stability, $\mathrm{Y}=\mathrm{PLL}$ can lock.

## 13 - APPLICATION DIAGRAM

Figure 15.


PACKAGE MECHANICAL DATA
28 PINS - PLASTIC MICROPACKAGE (SO)


| Dimensions | Millimeters |  |  | Inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. | Min. | Typ. | Max. |
| A |  |  | 2.65 |  |  | 0.104 |
| a1 | 0.1 |  | 0.3 | 0.004 |  | 0.012 |
| b | 0.35 |  | 0.49 | 0.014 |  | 0.019 |
| b1 | 0.23 |  | 0.32 | 0.009 |  | 0.013 |
| C |  | 0.5 |  |  | 0.020 |  |
| c1 | 45 |  |  |  |  |  |
| D | 17.7 |  | 18.1 | 0.697 |  | 0.713 |
| E | 10 |  | 10.65 | 0.394 |  | 0.419 |
| e |  | 1.27 |  |  | 0.050 |  |
| e3 |  | 16.51 |  |  | 0.65 |  |
| F | 7.4 |  | 7.6 | 0.291 |  |  |
| L | 0.4 |  | 1.27 | 0.016 |  | 0.299 |
| S | $8^{\circ}$ (Max.) |  |  |  |  | 0.050 |

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this public ation are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST $\log o$ is a trademark of STMicroelectronics.
© 2000 STMicroelectronics - All Rights Reserved
Purchase of $I^{2} C$ Components of STMicroelectronics, conveys a license under the Philips $I^{2} C$ Patent. Rights to use these components in a $I^{2} C$ system, is granted provided that the system conforms to the $I^{2} C$ Standard Specifications as defined by Philips.

## STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan -Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.
http://www .st.com

# Copyright © Each Manufacturing Company. 

All Datasheets cannot be modified without permission.

This datasheet has been download from : www.AllDataSheet.com

100\% Free DataSheet Search Site.
Free Download.
No Register.
Fast Search System.
www.AllDataSheet.com

