## **U4283BM**

### AM / FM - PLL

### **Description**

The U4283BM is an integrated circuit in BICMOS technology for frequency synthesizer. It performs all the functions of a PLL radio tuning system and is controlled

WWW.DZSC


by I<sup>2</sup>C bus. The device is designed for all frequency synthesizer applications of radio receivers, as well as RDS (**R**adio **D**ata **S**ystem) applications.

#### **Features**

- Reference oscillator up to 15 MHz
- Two programmable 16 bit dividers adjustable from 2 to 65535
- Fine tuning steps:  $AM \ge 1 \text{ kHz}$  $FM \ge 2 \text{ kHz}$

- Three programmable switching outputs (open drain up to 20 V)
- Few external component requirements due to integrated loop-transistor for AM/FM
- High signal/ noise ratio

### **Block Diagram**




### **Ordering and Package Information**

Extended Type Number	Package	Remarks
U4283BM-BFL	SO20 plastic	
U4283BM-BFLG3	SO20 plastic	Taping according to IEC-286-3
U4283BM-BFS	SSO20 plastic	



#### **Pin Description**



Pin	Crimbal	Function
	Symbol	
1	$V_{\mathrm{DD}}$	Supply voltage
2	SCL	I <sup>2</sup> C bus clock
3	SDA	I <sup>2</sup> C bus data
4	AS	Address selection
5	PRT	Switching port
6	SWO 1	Switching output 1
7	SWO 2	Switching output 2
8	SWO3	Switching output 3
9	AM/FM	Switching output AM/FM
10	FMOSC	FM oscillator input
11	GND 2	Ground 2 (analogue)
12	AMOSC	AM oscillator input
13	PDFMO	FM analogue output
14	PDFM	FM current output
15	PDAM	AM current output
16	PDAMO	AM analogue output
17	LD	Lock detector
18	OSCIN	Oscillator input
19	OSCOUT	Oscillator output
20	GND 1	Ground 1 (digital)

### **Functional Description**

The U4283BM is controlled via the 2-wire I<sup>2</sup>C bus. For programming there are one module address byte, two subaddress bytes and five data bytes.

The module address contains a programmable address bit A 1 which with address select input AS (Pin 4) makes it possible to operate two U4283BM-B in one system. If bit A 1 is identical with the status of the address select input AS, the chip is selected.

The subaddress determines which one of the data bytes is transmitted first. If subaddress of R-divider is transmitted, the sequence of the next data bytes is DB 0 (Status), DB 1 and DB 2.

If subaddress of N-divider is transmitted, the sequence of the next data bytes is DB 3 and DB 4. The bit organisation of the module address, subaddress and 5 data bytes are shown in figure 2 Each transmission on the  $I^2C$  bus begins with the "START"-condition and has to be ended by the "STOP"-condition (see figure 3).

The integrated circuit U 4283 BM has two separate inputs for AM and FM oscillator. Pre-amplified AM signal is directed to the 16 bit N-divider via AM/FM switch, whereas (pre-amplified) FM signal is first divided by a fixed prescaler (:2). AM/FM switch is controlled by software. Tuning steps can be selected by 16 bit R-divider. Further there is a digital memory phase detector. There are two separate current sources for AM and FM amplifier (charge pump) as given in electrical characteristics. It allows independent adjustment of gain, whereby providing high current for high speed tuning and low current for stable tuning.



## **Bit Organization**

		1	1	1		1	1	1
	MSB							LSB
Module address	1	1	0	0	1	0	0/1	0
	A7	A6	A5	A4	A3	A2	A1	A0
Subaddress (R-divider)	X	X	X	X	0	1	X	X
Subaddress (N-divider)	X	X	X	X	1	1	X	X
	MSB							LSB
Data byte 0 (Status)	PRT	SWO1	SWO2	SWO3	AM/	PD	PD	PD
•					FM	ANA	POL	CUR
	D7	D6	D5	D4	D3	D2	D1	D0
Data byte 1	215			R-div	vider			28
J		1						
Data byte 2	27			R-div	vider.			20
Data byte 2				It di	v idei			
Data byte 3	215			N-div	zider.			28
Data byte 3		1		IN-dly	videi			
Data byte 4	27			N-div	• 1			20

	LOW HIGH	
AM/FM	FM-operation	AM-operation
PD - ANA	PD analog	TEST
PD - POL	Negative polarity	Positive polarity
PD - CUR	Output current 2	Output current 1

Figure 2.

# **U4283BM**



## **Transmission Protocol**

	MSB LSB										
S	Address	Α	Subaddress	Α	Data 0	Α	Data 1	A	Data 2	Α	P
	A7 A0		R-divider								

	MSB	LSB								
S	Addı		A	Subaddress	A	Data 3	A	Data 4	A	P
	A7 A0			N-divider				A		

S = Start P = Stop A = Acknowledge

Figure 3.

## **Absolute Maximum Ratings**

Pa	nrameters	Symbol	Value	Unit
Supply voltage	Pin 1	$V_{\mathrm{DD}}$	-0.3  to  +6	V
Input voltage	Pins 2, 3, 4, 10, 12, 18 and 19	$V_{\rm I}$	$-0.3$ to $V_{DD} + 0.3$	V
Output current	Pins 3, 5, 6, 7, 8 and 9	$I_{\mathbf{O}}$	-1  to  +5	mA
Output drain voltage	Pins 6, 7, 8 and 9	$V_{\mathrm{OD}}$	20	V
Output voltage	Pins 13 and 16	$V_{AO}$	15	V
Output current	Pins 13 and 16	$I_{AO}$	-1 to +20	mA
Ambient temperature rang	ge	$T_{amb}$	-25 to +85	°C
Storage temperature range		$T_{stg}$	-40 to +125	°C
Junction temperature		$T_{i}$	125	°C
Electrostatic handling (MI	IL Standard 883C)	$\pm V_{\mathrm{ESD}}$	2000	V

## **Thermal Resistance**

Parameters	Symbol	Value	Unit
Junction ambient	R <sub>thJA</sub>	160	K/W



#### **Electrical Characteristics**

 $V_{DD} = 5 \text{ V}, T_{amb} = 25^{\circ}\text{C}, \text{ unless otherwise specified.}$ 

Parameters	Test Conditions / Pins	Symbol	Min.	Тур.	Max.	Unit
Supply voltage	Pin 1	$V_{DD}$	4.5	5.0	5.5	V
Quiescent supply current	Pin 1	$I_{DD}$		6.0	11.6	mA
<b>FM</b> input sensitivity, $R_G = 5$	50 Ω FMOSC					
$f_i = 70 \text{ to } 120 \text{ MHz}$	Pin 10	V <sub>SFM</sub>	25			mV
$f_i = 120 \text{ to } 130 \text{ MHz}$	Pin 10	V <sub>SFM</sub>	50			mV
AM input sensitivity, $R_G = 3$	50 Ω AMOSC					
$f_i = 0.5 \text{ to } 35 \text{ MHz}$	Pin 12	$V_{SAM}$	25			mV
Oscillator input sensitivity,	$R_G = 50 \Omega \text{ OSCIN}$					
$f_i = 0.1 \text{ to } 15 \text{ MHz}$	Pin 14	V <sub>SOSC</sub>	100			mV
Switching output SWO 1, S	WO 2, SWO3, AM/FM (open				•	•
Output voltage	Pins 6, 7, 8 and 9					
LOW	$I_L = 1 \text{ mA}$	$V_{SWOL}$		200	400	mV
LOW	$I_L = 0.1 \text{ mA}$	$V_{SWOL}$		20	100	mV
Output leakage current	Pins 6, 7, 8 and 9					
HIGH	V5, V6 = 20 V	$I_{OHL}$			100	nA
Lock detector output (open	drain)	ı	1		1	
Output voltage						
LOW	I = 3  mA				0.4	V
Switching output PRT	Pin 5	Γ	T		1	
Output voltage		**				**
HIGH	$I_L = 1 \text{ mA}$	V <sub>OH</sub>	$V_{DD}$ $-0.4$		0.4	V
LOW LOW	$ \begin{vmatrix} I_L = 1 \text{ mA} \\ I_L = 0.1 \text{ mA} \end{vmatrix} $	V <sub>OL</sub>			0.4 0.1	V V
	IL = 0.1 IIIA	$V_{OL}$			0.1	V
Phase detector PDFM	P' 14		400	500	600	
Output current 1	Pin 14 Pin 14	± I <sub>PDFM</sub>	400 100	500 125	600 150	μΑ
Output current 2	PIII 14	± I <sub>PDFM</sub>	100	123	130	μΑ
Phase detector PDAM	P' 15	. 7	75	100	105	
Output current 1 Output current 2	Pin 15	$\pm I_{PDAM}$	75 20	100 25	125 30	μΑ
	Pin 15	$\pm I_{PDAM}$	20	23	30	μΑ
Analogue output PDFMO, l	I = 15 mA					
Saturation voltage	Pins 13 and 16	V		270	400	mV
I colored comment		V <sub>sat</sub>		270	<del> </del>	
Leakage current	Pins 13 and 16	$I_{LEAK}$			1	μΑ
I <sup>2</sup> C bus SCL, SDA, AS	D: 2.2.14	* 7			1	
Input voltage HIGH	Pins 2, 3 and 4	$V_{iBUS}$	2.0		17.	V
LOW			3.0		V <sub>DD</sub>	V
Output voltage	In 2 m A Din 2		U		1.5	v
Acknowledge LOW	$I_{SDA} = 3 \text{ mA}$ Pin 3	$V_{O}$			0.4	V
Clock frequency	Pin 2				100	kHz
Rise time SDA, SCL	Pins 2 and 3	f <sub>SCL</sub>			1	
Mise time SDA, SCL	Filis 2 and 3	t <sub>r</sub>			1	μs

Parameters	Test Conditions / Pins	Symbol	Min.	Тур.	Max.	Unit		
Fall time SDA, SCL	Pins 2 asn 3	t <sub>f</sub>			300	ns		
Period of SCL	Pin 2							
HIGH		t <sub>H</sub>	4.0			μs		
LOW		$t_{\mathrm{L}}$	4.7			μs		
Setup Time								
Start condition		t <sub>sSTA</sub>	4.7			μs		
Data		$t_{sDAT}$	250			ns		
Stop condition		t <sub>sSTOP</sub>	4.7			μs		
Time the bus must be free								
before a new transmission		t <sub>wSTA</sub>	4.7			μs		
can be started								
Hold time								
Start condition		t <sub>hSTA</sub>	4.0			μs		
DATA		t <sub>hDAT</sub>	0			μs		

## **Bus Timing**




Figure 4.

#### The following hints are recommended:

- $C_3 = 100 \text{ nF}$  should be very close to Pin 1 ( $V_{DD}$ ) and Pin 20 (GND1)
- GND2 (Pin 10 analog ground) and GND 1 (Pin 20 digital ground ) must be connected according to figure 6
- 4 MHz quartz must be very close to Pin 18 and Pin 19
- Components of the charge pump  $(C_1/R_1 \text{ for AM and } C_2/R_2 \text{ for FM})$  should be very close to Pin 15 with respect to Pin 14.



## **Application Circuit**




Figure 5.

## **PCB-Layout**





Figure 6.

# **U4283BM**



## **Package Information**





### **Ozone Depleting Substances Policy Statement**

It is the policy of TEMIC TELEFUNKEN microelectronic GmbH to

- 1. Meet all present and future national and international statutory requirements.
- 2. Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment.

It is particular concern to control or eliminate releases of those substances into the atmosphere which are known as ozone depleting substances (ODSs).

The Montreal Protocol (1987) and its London Amendments (1990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances.

**TEMIC TELEFUNKEN microelectronic GmbH** semiconductor division has been able to use its policy of continuous improvements to eliminate the use of ODSs listed in the following documents.

- 1. Annex A, B and list of transitional substances of the Montreal Protocol and the London Amendments respectively
- 2. Class I and II ozone depleting substances in the Clean Air Act Amendments of 1990 by the Environmental Protection Agency (EPA) in the USA
- 3. Council Decision 88/540/EEC and 91/690/EEC Annex A, B and C (transitional substances) respectively.

**TEMIC** can certify that our semiconductors are not manufactured with ozone depleting substances and do not contain such substances.

We reserve the right to make changes to improve technical design and may do so without further notice.

Parameters can vary in different applications. All operating parameters must be validated for each customer application by the customer. Should the buyer use TEMIC products for any unintended or unauthorized application, the buyer shall indemnify TEMIC against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use.

TEMIC TELEFUNKEN microelectronic GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany Telephone: 49 (0)7131 67 2831, Fax number: 49 (0)7131 67 2423