

## 1.3 GHz PLL for TV- and VCR- Tuner

### Description

The U6209B is a single chip PLL frequency synthesizer with unidirectional I<sup>2</sup>C-bus control. This IC contains a high frequency prescaler which can be switched off.

Five open collector switching outputs are available. The U6209B has a programmable 512/1024 reference divider.

### Features

- 1.3 GHz divide-by-8 prescaler integrated (can be bypassed)
- 15 bit counter accepts input frequencies up to 170 MHz
- Programmable reference divider: divider by 512 or 1024
- $\mu$ P-controlled by I<sup>2</sup>C-Bus (MC44818 data format compatible)
- Five port outputs (open collector)
- Four addresses selectable at Pin 10 for multi-tuner application
- 31.25 kHz (–1.3 GHz) / 3.90625 kHz (–170 MHz) tuning steps with 4MHz Xtal
- Electrostatic protection according to MILSTD 883
- SO16 small package

### Block Diagram




Figure 1.

### Ordering Information

Extended Type Number	Package	Remarks
U6209B-GFPG3	SO16 plastic package	Taped and reeled



## Pin Configuration




Figure 2.

Pin	Symbol	Function
1	PD	Charge pump output
2	Q1	Crystal
3	Q2	Crystal
4	SDA	Data in/output
5	SCL	Clock
6	P3	Port output (open collector)
7	P2	Port output (open collector)
8	P1	Port output (open collector)
9	P0	Port output (open collector)
10	AS	Address select input
11	P4	Port output (open collector)
12	Vs	Supply voltage
13	RFi	RF input
14	RFi	RF input
15	GND	Ground
16	VD	Active filter output

## Circuit Description

The U6209B is a single-chip PLL designed for TV and VCR receiver systems. It consists of a bridgeable divide-by-8 prescaler with an integrated preamplifier, a 15-bit programmable divider, a crystal oscillator and a reference divider with two selectable divider ratios (512 / 1024), and a phase/frequency detector together with a charge pump which drives the tuning amplifier. Only one external transistor is required for varactor-line driving. The device can be controlled via I<sup>2</sup>C bus format. There are four programmable addresses selectable, programmed by applying a specific input voltage to the address-select input, enabling the use of up to four synthesizers in a system. Five open collector output port functions are included which are capable of sinking at least 10 mA.

### Oscillator frequency calculation:

$$f_{vco} = PSF \times SF \times f_{refosc} / 1024$$

f<sub>vco</sub>: Locked frequency of voltage controlled oscillator

PSF : Scaling factor of prescaler (1 or 8)

SF : Scaling factor of programmable 15-bit divider

f<sub>refosc</sub> :Reference oscillator frequency:

3.2/4 MHz crystal or external reference frequency

In addition, there are port outputs available for band-switching and other purposes.

## Application

A typical application is shown on page 10. All input / output interface circuits are shown on page 9.

Some special features which are related to test- and alignment procedures for tuner production are explained together within the following I<sup>2</sup>C bus mode description.

## Absolute Maximum Ratings

All voltages are referred to GND (Pin 15).

Parameters	Symbol	Min.	Typ.	Max.	Unit
Supply voltage Pin 12	V <sub>S</sub>	-0.3		6	V
RF input voltage Pins 13,14	RFi	-0.3		V <sub>S</sub> + 0.3	V
Crystal input voltage Pin 2	Q1	-0.3		V <sub>S</sub> + 0.3	V
Charge pump output voltage Pin 1	PD	-0.3		V <sub>S</sub> + 0.3	V
Active filter output voltage Pin 16	VD	-0.3		V <sub>S</sub> + 0.3	V
Bus input/ output voltage Pin 4 Pin 5	VSDA	-0.3		6	V
	VSCL	-0.3		6	V
SDA output current open collector Pin 4	ISDA	-1		5	mA
Address select voltage Pin 10	VAS	-0.3		V <sub>S</sub> + 0.3	V
Port output current open collector Pins 6-9,11	P0-4	-1		15	mA
Total port output current open collector Pins 6-9,11	P0-4	-1		50	mA
Port output voltage in off state In ON state Pins 6-9,11	P0-4	-0.3		15	V
		-0.3		6	V
Junction temperature	T <sub>j</sub>	-40		125	°C
Storage temperature	T <sub>stg</sub>	-40		125	°C

## Operating Range

All voltages are referred to GND (Pin 15).

Parameters	Test Conditions / Pins	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	Pin 12	V <sub>s</sub>	4.5		5.5	V
Ambient temperature		T <sub>amb</sub>	0		70	°C
Input frequency	PSC = 1 Pins 13,14	RFi	64		1300	MHz
Input frequency	PSC = 0 Pins 13,14	RFi	1		170	MHz
Programmable divider		SF	256		32767	
Crystal oscillator	Pin 2	fXTAL	3	4	4.48	MHz

## Thermal Resistance

Parameters	Symbol	Value	Unit
SO16 small package	R <sub>thJA</sub>	110	K/W

## Electrical Characteristics

Test Conditions (unless otherwise specified) :  $V_S = 5V$ ,  $T_{amb} = 25^\circ C$ .

Parameters	Test Conditions / Pins	Symbol	Min.	Typ.	Max.	Unit
Supply current (prescaler ON)	SW 0-4 = 0; PSC = 1 Pin 12	$I_s$	32	42	52	mA
(prescaler OFF)	SW 0-4 = 0; PSC = 0 Pin 12	$I_s$	22	28	35	mA
<b>Input sensitivity</b>						
$f_i = 80 - 1000$ MHz	PSC = 1 Pin 13	$V_i$ 1)	10		315	mVrms
$f_i = 1300$ MHz	PSC = 1 Pin 13	$V_i$ 1)	40		315	mVrms
$f_i = 10 - 170$ MHz	PSC = 0 Pin 13	$V_i$ 1)	10		315	mVrms
Port outputs (open collector)	P0-4 Pins 6-9, 11					
Leakage current	$V_H = 13.5$ V	$I_L$			10	$\mu A$
Saturation voltage	$I_L = 10$ mA	$V_{SL}$ 2)			0.5	V
<b>Charge pump output (PD)</b>						
Charge pump current 'H'	$5I = 1$ , $VPD = 2$ V Pin 1	$IPDH$		180		$\mu A$
Charge pump current 'L'	$5I = 0$ , $VPD = 2$ V Pin 1	$IPDL$		50		$\mu A$
Charge pump leakage current	$T_0 = 0$ , $VPD = 2$ V Pin 1	$IPDTRI$		5		nA
Charge pump amplifier gain	Pins 1, 16			6400		
<b>Bus inputs (SDA,SCL)</b>						
Input voltage high	Pins 4, 5	$V_i$ 'H'	3		5.5	V
Input voltage low	Pins 4, 5	$V_i$ 'L'			1.5	V
Input current high	$V_i$ 'H' = $V_S$ Pins 4, 5	$I_i$ 'H'			10	$\mu A$
Input current low	$V_i$ 'L' = 0 V Pins 4, 5	$I_i$ 'L'	- 20			$\mu A$
Output voltage SDA (open collector)	$ISDA$ 'L' = 2 mA Pin 4	$V_{SDA}$ 'L'			0.4	V
<b>Address selection input (AS)</b>						
Input current high	$VAS$ "H" = $V_S$ Pin 8	$I_{iAS}$ "H"			10	$\mu A$
Input current low	$VAS$ "L" = 0 V Pin 8	$I_{iAS}$ "L"	- 100			

### Notes:

- 1) RMS-voltage calculated from the measured available power on  $50 \Omega$
- 2) Tested with one switch active

## Functional Description

The U6209B is programmed via a 2-wire I<sup>2</sup>C bus data format. The three bus input Pins 4, 5, 10 are used as SDA, SCL and address select inputs. The data includes the

scaling factor SF (15 bit) and port output information. There are some additional functions included for testing of the device.

## I<sup>2</sup>C - Bus Description

The U6209B is controlled via a 2-wire I<sup>2</sup>C bus format by feeding data and clock signals into the SDA and SCL lines respectively. The table 'I<sup>2</sup>C-BUS DATA FORMAT' describes the format of the data and shows how to select the device address by applying a voltage at pin 10. When the correct address byte has been received, the SDA line is pulled low by the device during the acknowledge period, and then also during the acknowledge periods, when additional data bytes are programmed. After the address transmission (first byte), data bytes can be sent to the device. There are four data bytes requested to fully program the device. The programmable divider latch is loaded after the 8th clock pulse of the second divider byte PDB2, the control and the port register latches are loaded after the 8th clock pulse of the control byte CB1 respectively post byte CB2. The table 'I<sup>2</sup>C-BUS PULSE DIAGRAM' shows some possible data transfer examples.

The programmable divider bytes PDB1 and PDB2 are stored in a 15-bit latch and control the division ratio of the 15-bit programmable divider. The control Byte CB1 enables the control of the the following special functions:

- 5I-bit switches between low and high charge pump current

- T1-bit enables divider test mode when it is set to logic 1
- T0-bit enables the charge pump to be disabled when it is set to logic 1
- RD1 and RD2-bit allow selection of the reference divider ratio
- PSC-bit switches prescaler off when it is set to logic 0
- OS-bit disables the charge pump drive amplifier output when it is set to logic 1.

When T1 is set to logic 1, the programmable divider output signal is switched to pin 7 and the reference divider output signal is switched to pin 6. The OS-bit function disables the complete PLL function. This enables tuner alignment by supplying the tuning voltage directly via the 30-V supply voltage of the tuner. The control byte CB2 programs the port outputs P0-4; a logic 0 for high impedance output (off) and a logic 1 for low impedance output (on).

## I<sup>2</sup>C - Bus Description (continued)

### Data Formats

Description	Data Format								
	MSP							LSB	
Address byte	1	1	0	0	0	AS1	AS2	0	A
Programmable divider byte 1	0	n14	n13	n12	n11	n10	n9	n8	A
Programmable divider byte 2	n7	n6	n5	n4	n3	n2	n1	n0	A
Control byte 1	1	5I	T1	T0	RD2	RD1	PSC	OS	A
Control byte 2	X	X	X	P4	P3	P2	P1	P0	A

A = Acknowledge; X = not used; Unused bits of control byte 2 should be 0 for lowest power consumption

n0..n14 :	Scaling factor ( SF )	$SF = 16384 \times n14 + 8192 \times n13 + \dots + 2 \times n1 + n0$
PSC :	Prescaler on / off	PSC = 1 : prescaler on ( PSF = 8 ) PSC = 0 : prescaler off ( PSF = 1 )
T0, T1 :	Testmode selection	T1 = 1 : divider test mode on      T1 = 0 : divider test mode off T0 = 1 : charge pump disable      T0 = 0 : charge pump enable
P0-4:	Port outputs	P0-4 = 1 : open collector active
5I :	Charge pump current switch	5I = 1 : high current      5I = 0 : low current
OS :	Output switch	OS = 1 : varicap drive disable      OS = 0 : varicap drive enable
RD1, RD2:	Reference divider section	

**RD1, RD2** : Reference divider selection

RD2	RD1	Reference Divider Ratio
0	0	512
0	1	1024
1	0	1024
1	1	512

AS1	AS2	Address	Hex. Value	Dec. Value	Voltage at Pin 10
0	1	1	C2	194	open
0	0	2	C0	192	0 to 10% V <sub>S</sub>
1	0	3	C4	196	40 to 60% V <sub>S</sub>
1	1	4	C6	198	90 to 100% V <sub>S</sub>

**Pulse Diagram**




Figure 3.

Data transfer examples

Description

- START – ADR – PDB1 – PDB2 – CB1 – CB2 – STOP
- START – ADR – CB1 – CB2 – PDB1 – PDB2 – STOP
- START – ADR – PDB1 – PDB2 – CB1 – STOP
- START – ADR – PDB1 – PDB2 – STOP
- START – ADR – CB1 – CB2 – STOP
- START – ADR – CB1 – STOP

- START = Start condition
- ADR = Address byte
- PDB1 = Programmable divider byte 1
- PDB2 = Programmable divider byte 2
- CB1 = Control byte 1
- CB2 = Control byte 2
- STOP = Stop condition

**Bus Timing**




Figure 4.

- |        |                         |        |                    |
|--------|-------------------------|--------|--------------------|
| tS STT | – Set-up time start     | tS DAT | – Set-up time data |
| tW STT | – Waiting-time start    | tH DAT | – Hold-time data   |
| tH STT | – Hold-time start       | tS STO | – Set-up time stop |
| tLOW   | – “L”-Pulse width clock | tR     | – Rise time        |
| tHIGH  | – “H”-Pulse width clock | tF     | – Fall time        |

Parameters	Test Conditions / Pins	Symbol	Min.	Typ.	Max.	Unit
<b>Bus timing</b>						
Rise time SDA, SCL		tR			15	µs
Fall time SDA, SCL		tF			15	µs
Clock frequency SCL		fSCL	0		100	kHz
Clock “H” Pulse		tHIGH	4			µs
Clock “L” Pulse		tLOW	4			µs
Hold time start		tHSTA	4			µs
Waiting time start		tWStt	4			µs
Set up time start		tSSTT	4			µs
Set-up time stop		tSSTO	4			µs
Set-up time data		tSDAT	0.3			µs
Hold time data		tHDAT	0			µs

## Typical Prescaler Input Sensitivity (Prescaler on: PSC = 1) :

$V_i$  (mV RMS on  $50\Omega$ )




Figure 5.

## Typical Prescaler Input Sensitivity (Prescaler off: PSC = 0) :

$V_i$  (mV RMS on  $50\Omega$ )




Figure 6.

**Input/Output Interface Circuits**




Figure 7. RF input




Figure 10. Ports




Figure 8. Reference oscillator




Figure 11. Address select input




Figure 9. SCL and SDA input




Figure 12. Loop amplifier

## Application Circuit





Figure 13.

## Package Dimensions

Small outline plastic package, 16-pin SO16  
Dimensions in mm



technical drawings  
according to DIN  
specifications  
94 8875

---

## Ozone Depleting Substances Policy Statement

It is the policy of **TEMIC TELEFUNKEN microelectronic GmbH** to

1. Meet all present and future national and international statutory requirements.
2. Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment.

It is particular concern to control or eliminate releases of those substances into the atmosphere which are known as ozone depleting substances (ODSs).

The Montreal Protocol (1987) and its London Amendments (1990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances.

**TEMIC TELEFUNKEN microelectronic GmbH** semiconductor division has been able to use its policy of continuous improvements to eliminate the use of ODSs listed in the following documents.

1. Annex A, B and list of transitional substances of the Montreal Protocol and the London Amendments respectively
2. Class I and II ozone depleting substances in the Clean Air Act Amendments of 1990 by the Environmental Protection Agency (EPA) in the USA
3. Council Decision 88/540/EEC and 91/690/EEC Annex A, B and C (transitional substances) respectively.

**TEMIC** can certify that our semiconductors are not manufactured with ozone depleting substances and do not contain such substances.

**We reserve the right to make changes to improve technical design and may do so without further notice.**

Parameters can vary in different applications. All operating parameters must be validated for each customer application by the customer. Should the buyer use TEMIC products for any unintended or unauthorized application, the buyer shall indemnify TEMIC against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use.

TEMIC TELEFUNKEN microelectronic GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany  
Telephone: 49 (0)7131 67 2831, Fax number: 49 (0)7131 67 2423